

1. [EC1561 Syllabus of Digital System Design using VHDL](#)
2. [Digital System Design Chapter 1 Part 1-Historical Background of IC Technology.](#)
3. [Digital System Design Chapter 1 Part 2 Introduction to VLSI](#)
4. [DSD Chapter 2 Basics of PLDs](#)
5. [Digital System Design Chapter 2 Section 2 Wishlist of Digital System Designer.](#)
6. [DSD Chapter 3 VHDL. introduction and content](#)
7. [DSD Chapter 4 VHDL application to combinatorial logic synthesis](#)
8. [DSD Chapter 4 VHDL application to sequential logic synthesis](#)
9. [DSD Chapter 4 VHDL application to Sequential Circuit Synthesis Part2](#)
10. [Chapter 5 DSD Moore and Mealy State Machines.](#)
11. [DSD Chapter 5 StateMachines Part3 MooreMachine Motor Rotation Sensor Design and Synthesis.](#)
12. [DSD Chapter 5 Part 3 Design of a Mealy Machine Rotation Sensor](#)
13. [DSD Chapter 5 Supplement Optical TERA BUS](#)
14. [DSD Chapter 6 Mighty Spartans in Action Introduction.](#)
15. [DSD Chapter 6 Mighty Spartans in Action Part 1 Digital Instruments Clocks+Scoreboard+the like](#)

## **EC1561\_Syllabus of Digital System Design using VHDL**

EC1561 is an elective offered to students of ECE Department of NIT,Patna, at 3rd Year Level.

### **EC1X66 [3-1-0]**

#### **Digital Systems Design using VHDL**

Pre-requisite: EC1303[3\_0\_3]Digital Electronics

Historical Background of Integrated Circuit Technology- Evolution of IC Chips in terms of packing density, clock speed; Computer Aided Design of IC Chips, Moore's Law. [4L]

Introduction to Digital System Design- Simple Programmable Logic Devices(SPLD), Complex Programmable Logic Devices(CPLD), Field Programmable Gate Array(FPGA), Application Specific Integrated Circuit(ASIC); [8L]

Basics of VHDL-VHDL: An Introduction , Why VHDL, Characteristics , Basic Structure , Data Objects, Data Types, Combinational Logic Statements, Sequential Logic Statements, Concurrent Statements, Function, Procedure, Packages, Configurations. [10 L]

Implementation of Logic Design (both combinatorial and sequential) using VHDL. Validation of Logic Design using Test Benches. [10L]

Moore and Mealy State Machine,Moore and Mealy variants, output of state machine, Moore Machine with clocked outputs, Mealy Machine with clocked outputs, state coding, residual states,optimum state machine in VHDL, asynchronous state machine [10L].Total 42 Lectures + 14 hours tutorial[Hand on practice on Xilinx and ModelSim].

**Text Book:** VHDL for Engineers, Kenneth Short, Perason.

**Reference Books:**

1. VHDL for Designers, Stefan Sjoholm & Lennart Lindh, Prentice Hall.
2. Principles of Digital System Design using VHDL, Roth John,  
CENGAGE Learning,2010.

Digital System Design \_Chapter 1 \_Part 1-Historical Background of IC Technology.  
DSD\_Chapter 1\_Part 1 briefly describes the birth of Integrated Technology and its evolution from micrometer scale to nanometer scale.

## **Digital System Design \_Chapter 1 \_Part 1-Historical Background of IC Technology.**

Contents:

- A. Chip design in brief.
- B. Chip design application areas.
- C. Latest chip design trend.
- D. Fabrication prospect.
- E. Conclusion.

Chip design in brief


- 1. Historical Journey
- 2. VLSI Techniques
- 3. New FPGA Revolution
- 4. Embedded advantages

Historical Journey:

- Just after the invention of transistors in the end of 1947 and the beginning of 1948, Solid State Devices gradually started supplanting Vacuum Tubes . Vacuum Tubes became obsolete because of large size, large electrical power consumption and higher cost. This marked the dawn of Solid State Era. Today by and large Vacuum Tubes have been totally replaced by Solid State Devices except in RF and Microwave Wave very high power generation and transmission where we are still using triode, pentode, klystron, magnetron and travelling wave tube.
- In 1959, Jack Kilby of Texas Instrument and Robert Noyce of Fairchild integrated a complete RTL NAND gate on one silicon chip. This marked the birth of Integrated Circuit Technology. This IC Technology was to have such a deep impact on Engineering in particular and on Human Society in general that it ushered in the Third Wave of Civilization(first wave of civilization was ushered in by agriculture and animal husbandry and second wave of civilization was ushered in by James Watt Steam Engine) and Third Information Revolution (first information revolution was marked by the invention of alphabets by Phoenicians and second information revolution was triggered by the invention of Rotating Printing Press by Guttenburg, a German Technician).

**Table 1. Growth of level of integration with the development and innovation in lithographic techniques and in the various processing steps in IC manufacture**

IC	No. of Active Devices Transistor/FET/BJT	Functions	Year
SSI	1-100	Gates, OP-Amp, linear App.	1960
MSI	<b>100-1,000</b>	Registers, Filters	1965
LSI	<b>1,000-10,000</b>	Microprocessor, ADC	1970
VLSI	<b>10,000-100,000</b>	Memory, Computers, Signal Processors	1975
<b>U LSI</b>	<b>100,000- 40,000,000</b>	Pentium IV.	2001
	40,000,000-50,000,000	Dual Core and Quad Core Procesors.	2010



**Figure 1. Magnified view of the circuit layout on microprocessor chip 4004—the first µP chip introduced in 1971.**

IC Era (from SSI to VLSI)

IC in 1960s:

- Only 2 transistors and one resistor.
- Size of chip was more than required.
- Unable to deal with complex functionalities.
- Excess power dissipation.
- **Speed/Clock was in kHz.**


IC in 2010s:

- Billions of transistors and other components.
- Every part of chip is utilized.
- Efficient in dealing with complex functionalities.
- Power dissipation brought in control.
- Million of operations can be done in just one second.

**Table 2. Technology Characteristics of DRAM**

Year of First DRAM Shipment	1995	1998	2001	2004	2007	2010
Minimum Feature Size (um)	0.35	0.25	0.18	0.13	0.10	0.07
Memory in bits/chip	64M	256M	1G	<b>4G</b>	16G	64G
Microprocessor transistor/chip	12M	28M	64M	150M	350M	800M
ASIC(Gate/Chip)	5M	14M	26M	50M	210M	430M
Chip freq. MHz for high freq. on chip clock	300	450	600	800	1000	1100
<b>Power Supply (V)</b>	3.3	2.5	1.8	1.5	1.2	0.9
<b>Maximum Power (mW)</b>	80	100	120	140	160	180

## IC Computer-Aided-Design Technique from layout level to system level



**Figure 2. Computer Aided Design of IC Chips of increased complexity.**

Initially up to 10,000 transistors, Microwind software tool was used at layout design level. As the density of integration improved from 10,000 transistors to 500,000

transistors DACK software was used at logic level. From 500,000 transistors to 50 million transistor VHDL is used. This is Register Level integration. VHDL is the acronym for Very\_high \_speed\_integrated\_circuit\_Hardware \_Description\_Language. With the development of ‘DualCore’ and ‘QuadCore’ processors transistor count is exceeding 50 million and reaching 50 billion integration density. At this level of complexity System Level Description (SystemC) Language is used.

The introduction of HDLs and SystemC have made possible the design of complete system on chip (SOC), with the complexities rising from 1 million to 10 million transistors. Recently system C has been introduced for 100 million to 1000 millions of transistors.

### IC Design Growth at frequency level




Figure 3. Increase in Clock Rate with vertical and lateral scaling of the devices by increased level of packing density.

The clock frequency increased for high performance microprocessor and industrial microcontroller with vertical and lateral scale down. Here Motorola microcontroller has been taken as the example, used for high performance automotive industry applications.

### IC Microprocessor Growth




Figure 4. Growth in packing density with the new generations of Microprocessors.

Figure 4, describes the evolution of complexity of Intel @ microprocessor in terms of devices on the chip. The Pentium4 processor, produced in 2003 is 40 million MOS devices integrated on a single piece of silicon no larger than 2 X 2 cm.

#### Evolution of Memory Size




Figure 5. The growth in packing density of DRAM with improvement in Technology.

First 1 kb memory was produced by Intel in 1971. Since then semiconductor memory have advanced both in density as well as performances. 256 Mb memories was produced in 2000 and 1Gb in 2004. According to futuristic estimates , it is expected to increase up to 16 Gb in 2008. This target has been achieved.

#### Evolution of Lithography




Figure 6.Improvement in minimum feature size resolution with advancement in Lithography Technique.

*Micron region* of lithography is when the smallest feature size is from 10 $\mu\text{m}$  to 1 $\mu\text{m}$ .

*Submicron region* is when smallest feature size is from 1 $\mu\text{m}$  to 0.1 $\mu\text{m}$ .

*Deep submicron region* is when smallest feature size is 0.1 $\mu\text{m}$  to 0.01 $\mu\text{m}$ (or 100nm to 10nm)

*Ultra Deep submicron region* is when smallest feature size is 0.01 $\mu\text{m}$  to 0.001 $\mu\text{m}$  (or 10nm to 1nm).

Over the years Lithography has undergone through phases of development progressively resolving smaller feature sizes . In 1962 we had contact printing, then we had proximity printing, next projection printing, followed by Electron-beam lithography, X-Ray lithography, G-line lithography, I-line Lithography. The smallest feature size had improved from 7 $\mu\text{m}$  to 0.80 $\mu\text{m}$ .

Next came *Submicron Technology* using Deep Ultra-Violet 248nm(DUV248nm) wavelength optical lithography. This could resolve 0.45 $\mu\text{m}$  feature size. This was followed by DUV193nm, followed by DUV157nm. We reverted back to DUV193nm in 1999 with a resolution of 0.18 $\mu\text{m}$ . In 2001 at same wavelength the resolution of 0.13 $\mu\text{m}$  was achieved. At 0.13 $\mu\text{m}$  resolution, 30Mgates could be implemented on 1cm by 1cm chip.

In 2003 *Deep submicron Technology* using DUV193nm but an improved source of ArF Excimer in place of KrF Excimer a resolution of 0.09 $\mu\text{m}$ .

At 0.09 $\mu$ m or 90nm resolution, 100Mgates could be implemented in the same area. In 2005 using the same light source but introducing immersion technique a further reduction in feature size is achieved namely of 0.04 $\mu$ m. In future with the use of Extreme UV at wavelength of 100nm, the smallest feature size of 0.03 $\mu$ m or less will be achieved.

*Ultra Deep submicron Technology* will be born when we realize the smallest feature size less than 10nm which is long way off.

As the lateral feature size has reduced so has the vertical junction depth as is evident from the following Table 3.

Table 3. Dimension Scaling in MOSFET over the last decade.

MOS	1967	1997	1999	2001	2003	2006
L( $\mu$ m)	10	0.25	0.18	0.13	0.1	0.07
DRAM(Gb/cm <sup>2</sup> )	64k	0.18	0.38	0.42	0.91	1.85
Junction Depth(x <sub>j</sub> )nm	1000	100	70	60	52	40
Interconnection pitch(nm)	2000	600	500	350	245	130

#### Evolution of silicon area for NAND gate

Figure shows, how fabrication for simple NAND gate become complex as its feature size is decreasing almost exponentially.




Figure 7. Phases in lateral scaling with increase in packing density.

When the smallest feature size is  $1.2\mu\text{m}$  then a simple 2 Input NAND gate occupies  $600\mu\text{m}^2$ .

When the smallest feature size is  $0.35\mu\text{m}$  then a simple 2 Input NAND gate occupies  $230\mu\text{m}^2$ .

When the smallest feature size is  $0.12\mu\text{m}$  then a simple 2 Input NAND gate occupies  $100\mu\text{m}^2$ .

When the smallest feature size is  $0.09\mu\text{m}$  then a simple 2 Input NAND gate occupies  $40\mu\text{m}^2$ .

Thus linear lateral scaling leads to exponential increase in packing density and performance but at a much higher cost because of the complexity of processing involved at smaller and smaller feature size.

Lithography mask cost doubles for every next generation and design team becomes larger.

Table 4. Team size growth with the complexity of the circuit.

Year	1970	1990	2010
Typical size of design team	5000 for custom IC	50,000ForASIC	500,000ForFPGA

### Typical Structure of IC Dual-in-Line (DIP) package




Figure 8. Silicon Chip mounting on the ceramic header and ceramic dual-in-line package plugged in IC socket which in turn is connected to the Printed Circuit Board.

### Moore's Law :Doubling of transistors with IC Technology Growth at 18 months interval.

*Gordon Moore predicted that number of transistors on integrated circuits ( a rough measure of computer processing power) will double every 18 months at a minimum cost. It became a self fulfilling prophecy. Moore's Law has become a yardstick of our progress as we harness the cunning of NATURE's design strategies.*




Figure 9. Validation of Moore's Law.

In other words, the minimum feature size must decrease by a factor of 0.7 every three years.

#### IC Process Plant




Figure 10. An ultra- clean room of IC manufacturing plant where all the workers are covered in Nylon Aprons from top to bottom to keep out the dust they may be carrying.

Intel Pentium II Microprocessor




Figure 11. Magnified photograph of top view of Intel Pentium II Chip.

### **Core Computing in Computers.**

The processor speed has increased 10 times from Pentium in 1993 to Pentium III in 1999 but with the introduction of Core2Duo in 2006 to Corei7 in 2013 the core speed has increased 1.5 times only but the need for high speed computing is increasing exponentially. So obviously this paradigm of core computing will not be able to keep up with the computing needs of the post-industrial era. So new computing paradigms will have to be invented.

One of them is Memristor as a circuit element whose resistance drops as current flows through it. HP and South Korean Firm Hynia are expected to launch next year the first memristor based Memory Chips as a replacement of Flash Memory which has the least access time presently. Toshiba has announced the availability of its 0.165m page-mode 64Mb and 128Mb NOR Flash memories that feature a random access time of 60ns and page access time of 20ns. Suitable for use in mobile phones, PDAs, and other wireless handheld applications that require high-performance memory, the devices operate from 2.3V to 3.6V, and draws 55mA when reading, 15mA for program/erase functions, and 1mA during standby. The memristor will provide the alternative to Flash Memory in the coming days.

The second possibility is that Graphene based Device may be marketed as the displays in Smart Phones. Graphene though a product of low-tech has high-tech performance. Flatland of Graphene is Alice's Wonderland.

Microelectronics engineers are paying attention to Graphene Technology. In semiconductor heterostructures used to make FET devices, for instance, it takes million-

dollar epitaxy machines and exquisite care to tie up dangling surface bonds and eliminate impurities in quantum wells. The preparation minimizes the scattering of electrons against interfaces and defects to ensure the largest electron mean-free paths in the device. But this hi-tech processing requires a huge investment in infrastructure.

But in graphene devices comparable or even better results can be achieved at a much lower cost. 1 Å thick graphene: scientists have a material that is relatively defect free and whose electrons have a respectable mean-free path naturally, without materials manipulation and processing. Graphene can hardly be more low tech, and yet it still exhibits high conductivities. “It’s really counterintuitive and remains to be understood,” comments Geim, “but the electron wavefunction appears to localize only parallel to the sheet and does not interact with the outside world, even a few angstroms away.”

A third alternative is optical interconnects. These will speed up in-chip communication. One of these three technologies may take over the core functions of chip computing thereby provide an alternative paradigm to core processing.

**Android Operating System based Gadgets drive the Consumer Electronics Market**  
Excerpted from “Android baked into Rice Cookers in move past Phones:Tech”. The Economic Times, Kolkata, 9th February 2013, Wednesday.

Today Gadgets controlled via Internet have become the trend in Knowledge-based Society. During Agriculture Phase we had Labour-intensive Society. During Industrial Phase we had Capital-intensive Society. In the present Industrial Phase we have Knowledge-intensive Society.

Google Inc’s Android Operating System(OS) has become the most widely used Smart Phones OS. They hold 72% of the market in the third quarter(Q3) of the financial year 2012-13. While APPLE OS has 14% of the market according to Gartner Inc.

Annual Consumer Electronics Show in Las Vegas in 2013 is show casing Android based consumer and entertainment Gadgets such as:

1. Pico Pix Pocket Projector introduced by Royal Phillips Electronics NV.
2. Smart Thinq Refrigerators introduced by LG Electronics Inc.
3. Asteroid Car Systems introduced by Parrot S.A.
4. Galaxy Cameras marketed by Samsung.

Google by extending its OS free to new devices help Google collect data by which it can build more powerful and lucrative Search Engines.

Android is an easy-to-use-platform that helps appliance makers like Samsung and Phillips to add new product features and benefit from the demand for Internet-connected Devices and Gadgets

IDC (International Data Corporation) predicts that total turnover in such smart devices will reach \$2Trillion turnover in 2015.

Since Android-based Phones went into sale in 2008, devices based on the mobile OS have surged in popularity.

Building Android directly into Devices can help control these devices directly via Internet with minimal human intervention. For example TV may show a pop-up message from a clothes dryer in the basement indicating the status of the laundry. An Internet-connected rice cooking machine or cooker could set the cooking instructions itself once it is told the type of rice which has been loaded.

Making intelligent , internet-connected appliances have been the goal of manufacturers for years. Recent efforts to broaden the use of Android OS beyond phones and computers have yet to take a commercial shape.

Google tried to push into the living room via Google TV product.

The set-top boxes and software for TV made by Sony and Logitech did not meet the sales goal after their introduction in 2010.

Hisense and Vizu plan to demonstrate models that use an updated version of Android for TV in Las Vegas Annual Consumer Electronics Show.

Digital System\_Design\_Chapter 1\_Part 2\_Introduction to VLSI  
DSD\_Chapter 1\_Part 2\_ introduces us to the EDA tools for implementing large and complex  
Digital Systems on IC chip at VLSI level

Digital System\_Design\_Chapter 1\_Part 2

Introduction to VLSI

VERY LARGE SCALE INTEGRATION:

“It is the process of integrating millions of transistors on tiny silicon chips to perform a multitude of logic operation”

How do we design such complex VLSI Chips?

Programmable Logic Devices(PLDs) offer a practical way of implementing large and complex  
Digital Systems on IC chip.

When a particular Digital System is required in very large quantity it may become more  
economical to develop an optimized system dedicated to one particular application. IC chip  
implementation of such an optimized, dedicated PLD is called Application Specific Integrated  
Circuits (ASIC).

For design & development of **PLDs and ASIC** we have sophisticated Electronic Design  
Automation (**EDA**) tools.

EDA design tools have reasonably kept pace with designers need as shown in the following chart:

EDA design tools have gone from

Transistors

↓

Gate Level

↓

Register Transfer Level(RTL)

↓

Graphic Design System II(GDS II)

Classification of Programmable Logic Devices




Figure 12. Major Programmable Logic Devices.

ROM and MPGA are programmed only once in the semiconductor fab itself whereas field programmable can be programmed and reprogrammed according to the need. ROM is thought to be a Memory Device but it can be used as combinational circuit also as already seen in Digital Electronics Theory Classes. MPGAs are popular ways of achieving ASICs.

PLAs and PALs contain array of gates.

PLAs contain programmable AND array and programmable OR array. This allows users to implement combinational functions in two levels of gates.

In PAL, OR array is fixed and AND array is programmable. PALs also contain flip-flops.

Monolithic Memories Incorporation(MMI) and Advanced Micro Devices have developed a programming language which converts Boolean equations into PLA configurations.

Ultraviolet Erasures did not permit field programming. Only with the development of Electrically Erasable Technology that field programmable PLDs became technically feasible.

	SPLD	CPLD	FPGA
Density	Few hundred gates	500 to 12000 gates	3000 to 5M gates
Timing	predictable	predictable	unpredictable
Cost	Low	Medium	High
Major Vendors	Lattice Sem.;Cypress;AMD;	Xilinx;Altera;	Xil;Alt;Lat.Sem;Actel;

Device families	L.S..GAL16LV8,GAL22V10;	Xil..cool runner,XC9500;	Xil..Virtex,Spartan;
-----------------	-------------------------	--------------------------	----------------------

A comparison of Programmable Devices.

**Table 5. A comparison of Programmable Devices**

Electrically erasable CMOS PLD replaced PAL and PLA. PLDs contain macroblocks with array of gates, multiplexers, Flip Flops or other standard Building Blocks.

Lattice Semiconductor created similar devices with easy programmability and called its line of devices generic array logic or GAL.

PLAs, PALs, GALs, PLDs and PROM are collectively called Simple Programmable Logic Devices or SPLD.

When multiple PLDs are put together in the same chip with crossbar interconnection and have the sizes of 500 to 16000 gates then we achieve Complex Programmable Logic Devices.

In 1980 Xilinx created FPGAs using Static RAM. This integrates a large number of logic. FPGAs do not have gate array but they have bigger and complex blocks of Static RAM and multiplexers.

Seeing the performance of Xilinx, several PLD vendors and Gate Array Companies jumped into the market. A variety of FPGA architecture were developed and used. Some are reprogrammable and some are one-time programmable fuse technologies. In last 15 years FPGAs have grown up to a size of 5 million gates.

### Why VLSI ?

- Building complex electronic circuit using discrete components are difficult and expensive - Cost depends on quantity of devices.
- Integrated circuits solved much of the problems
- Print many tiny circuits on a flat surface – “easy” as taking pictures.
- Cost depends on die size.
- CPLD stands for Complex Programmable Logic Device, Advanced version of PLD's.

Here new resources are available such as Flip-Flops, Gates in high number and are able to give functionality of circuits consisting of few thousand gates and few hundred flip-flops.

- FPGA (Field Programmable Gate Arrays) is another programmable resource having very higher programmability than CPLD.
- Then there are other higher technology resources (ASIC's) which can be used to design many complex circuit like microprocessors or bus controllers.
- Applications requiring user defined functions like bit processing or DSP algorithm combined with other computational capabilities.
- Thus you are actually designing for emerging and complex Technologies.

VLSI Advantages

1. Reduction in size, power, design, cycle time.
2. Design security.
3. Easy up-gradation.
4. Low cost.
5. Remote Programmability.
6. Long time in market.

## VLSI Techniques

- VLSI stands for Very Large Scale Integration. This is the technology of putting millions of transistors into one silicon chip.
- Tools (for VLSI):

### A. Modelsim 6.2G: Simulation

Simulation is used for testing the behavior of outputs on the waveform according to their input given.

### A. Leonardo Spectrum 3: Synthesis

Synthesis tool is used for looking the hardware according to the program written in their language like, VHDL/ VERILOG.

### A. Xilinx 10.1 ISE Pack: Chip downloading.

## Evolution of programmable Devices:

1. PROM : Programmable ROM
2. PAL : Programmable Array Logic.
3. PLA : Programmable Logic Array.
4. CPLD : Complex Programmable Logic Devices.
5. FPGA : Field Programmable Gate Arrays.
6. ASIC : Application Specific ICs.

PLD Trend




Figure 13. Volume of Application versus the building block

#### New FPGA Revolution:

1. All disadvantages of ASICs have been overcome by FPGA namely:
  - a. Longer time to market.
  - b. Complex Design Methodology.
2. In terms of No. of Transistors per chip, FPGA Venders have increased its capacity and astounding results are achieved as time pass through.
3. Inclination towards FPGA is increasing day by day.
4. Leverage existing design / chipset to support multiple display types.
5. Faster time to market.
6. Improve inventory control.
7. Customize products for different geographies.
8. Reduce exposure to supply issues
  - a. Flexibility to efficiently manage component supply problems.
9. Reacts quickly to competitive pressures

- Bringing new features / capabilities rapidly to market.

#### FPGA Price Revolution:




Figure 14. Price of 100 K gates over time.

#### Cost Management through System Integration:




Figure 15. Cost management through System Integration.

### Embedded Advantage

- Complete System Design Possible.
- Real Time Application.
- Low Cost Chip.
- VLSI goes on embedded as we can write program in Linux and Unix Environment.
- System C developed by Xilinx.

### Chip Design application Areas :

- VLSI in Wireless Communication
- Digital Imaging
- DSP Design
- High Level synthesis
- Logic Design
- ASIC Design
- Processor Design
- Low Power Design
- Issues in deep-sub micron VLSI
- Electronic Design Automation (EDA) tools
- Mixed Signal Design
- All aspects of test and DFT
- Most systems are now FPGA/ ASIC based
- Networking (PCI, Ethernet USB)
- DSP & Communication
- Speech & Image Processing
- Tele Mobile Communication
- Microprocessor & Microcontroller based System
- Home Appliances
- Real Time Applications

## Latest Chip Design Trend

- Auto Motive Sector
- Biometric analysis for security
- Neural Network & Artificial Intelligence
- System on chip design with virtual component
- Bio-chips: Rule Based System
- Neuro Chips

## FABRICATION PROSPECT:

1. Chip Design Productivity
2. Chip Design Forecast
3. World Fab Industry Vs Indian Fab Industry
4. Why Fab lab does not exist in India?
5. Challenges before Chip Design and Fab lab

### Chip Design Productivity






Figure 16. Actual No. of Transistors in millions per IC design. This data illustrates that there is little correlation between transistors count and engineering effort.



**Figure 17. Normalized Transistors count Vs. Persons week.**



**Figure 18: Factors Influencing IC Design Effort**

Design Productivity = output produced /labour expended

= output per unit worker hour

Manufacturing productivity = value added/labour expended

= value added per unit worker hour.

= (end product selling price- material cost of the

product) worker hour

= dollars per worker hour

Chip design productivity ≠ transistor /gate per unit engineering effort.

Chip design productivity = chip design complexity/ engineering effort.

= complexity per unit engineering hour.

= normalized transistors per person-hour.

#### **Chip Design Forecast :**

According to Indian Semiconductor Association (ISA) quoting the ISA-IDC Report of 2008, by that year the Semi Conductor activity in India had a turn over of \$ 7.37 billion employing over 150,000 highly qualified professionals. Embedded Software Design constituted a whopping 81% of this activity with VLSI design being 13% and hardware / board design being 6%. The growth rate of this sector is some 20% annually, so we can expect a turnover in excess of \$ 12 billion by the end of Year 2010 (employing 180,000+ professionals) of which embedded system design would have a turnover of 10 billion. It is believed that the global embedded design activity is worth some \$25 billion annually. This roughly amounts to India producing a quarter of the world's embedded design systems. The growth in the design business to the rapid growth of the Indian Electronics Industry from \$363 billion by 2015 at a compounded annual growth rate of some

30%, accounting for 11% of the global market by 2015, projected to grow to \$ 155 billion by 2015.

### World Fab Industry Vs Indian Fab Industry:

- a. Around 50 Fab lab exist in the world, another 50 in near future.
- b. First Fab lab by Intel just open in Tiwan, first in South Asia.
- c. No complete VLSI Fab lab in India.
- d. SCL, Chandigarh has its own LSI fab lab.
- e. Proposal: Rs.1500 crore (for Indian Govt.).
- f. Recently, three companies joined forced in Fab industry like: Sem India, HEMC, and Allience Materials.

### Fab lab does not exist in India: Why ?

#### 1. Huge fabrication Lab Cost:

As fabrication unit requires minimum 1500 crore rupees investment, it's not feasible for many small Indian companies to make sustained investments for a long period of time, which is required for product development (including the area of chips design/ manufacturing).

#### 2. Design In competency, Probably India is not prepared:

The actual problem is that quality talent with the right skills is becoming scarce. The skills required are in vertical domains (DSP, TELECOM, etc.) along with in depth understanding of chip design challenges like designing for high speed, low power, small size, handling large complexities, accounting for deep sub-micron effects like signal integrity.

### Challenges before Chip Design and Fab Industry

- 1. **System Level Integration:** there is requirement of system engineers who can understand the complete system. The trend towards coding is to write code in C/C++, Matlab/ Java and converted into HDL/ VERILOG, is not suitable.
- 2. **Chip Design Limits:** Chip Design, reported by New York Times by at Paul Packan, a scientist with Intel Corp., the world largest chipmaker, said semiconductor engineers have not found ways around basic physical limits beyond the generation of silicon chips that will begin to appear next year. Packan called the apparent impasse “the most difficult changes the semiconductor industry has ever faced.”

These fundamental issues have not previously limited the scaling of transistors,” Packan wrote in the Sept. 24 issue of Science. “There are currently no known solutions to these problems.”

According to Dennis Allison, a Silicon Valley physicist and computer designer, if the miniaturization process for silicon based transistors is halted, hopes for continued progress would have to be based on new materials, new transistor designs and advances like molecular computing , the Times reported. This mystery will be solved ultimately.

Can we meet the challenges of the Future?

[“Can you meet the design challenges of 90nm and below?”, Electronic Design, 2005]

[“Nano-computers”, by Phillips J. Kurkes, Gregory S. Snider & R. Stanley Williams, Scientific American, November 2005, 72-80.]

Unprecedented manufacturing success has been achieved by enhancing the ability of number crunching, executing enhanced FLOPS(floating point operations per second)/Instructions per second and by enhanced data storage capability.

Historically we have moved from labour intensive techniques to capital intensive techniques. Presently we are witnessing a movement towards knowledge intensive techniques.

Agricultural labour were replaced by proletariat(industrial labour) and proletariat are being replaced by cognetariate(knowledge worker).

Introduction of computerization, automation and robotization has changed the bench marks of life.

Silicon Industry has become the largest and most influential industry.

Silicon Industry has become the locomotive of economic development.

Major innovation will be required to reach 10nm feature size. Finding alternative technologies that can further shrink computing devices is crucial to maintaining technological progress. Alternative technology could be ‘Quantum Computing’ and ‘Cross-Bar Architecture’.

In Cross-Bar Architecture, one set of nano-wires cross another set of nano-wires at right angles. A special material is sandwiched at the intersection between the crossing wires. This sandwiched material could switch on and off. Logic functions as well as memory functions could be achieved using the intersections.

As the packing density increases, atomic defects become a serious problem. This problem could be circumvented by building redundancy and by using coding technique. By using Error Correcting Codes the error rates at the intersection could be drastically reduced. By introducing 40% redundancy the yield of manufacturing could improve from 0.0001 to 0.9999 if the defect rate is 0.01.

Today Cross Bar Architecture has emerged as the principal contender for a new computing paradigm. For this success, architecture, device physics and nano-manufacturing techniques need to simultaneously develop.

Cross Bar Architecture is ideal for implementing strategies based on finding and avoiding defect areas and using coding theory to compensate for mistakes.

Such switches should be able to scale down to single atom dimension.

## DSD\_Chapter 2\_Basics of PLDs

DSD\_Chapter 2 explains how a ROM can be used as Boolean Function Generator.

Digital System Design\_Chapter 2\_Basic Philosophy of Simple Programmable Logic Devices(SPLD).

In Chapter 1\_Part 2 we saw that PLAs, PALs, GALs, PLDs and PROM are collectively called Simple Programmable Logic Devices. Here we will examine PLA, PAL and PROM closely to understand how exactly Sum of Products Boolean Function is achieved.

## CODE CONVERTERS- DECODER & ENCODER.


All these programmable devices are based on the philosophy of M-bit Code Input being converted to N-bit Code output.

$$2^M = \mu \text{ and } 2^N = \alpha.$$

Here  $\alpha$  may be less than  $\mu$ . In that case each of the M-bit code does not have a corresponding unique N-bit code. Many of the M-bit codes may have the same N-bit code.

How does the code converter work:

The figure 1 gives the code converter working.



**Figure 1. Code-converter System.**

ROM is typical Code Converter system.

Here M-bit decoder is AND system and N-bit encoder is OR system.

Therefore:

Each bit-line  $Y_i = \text{SUM of PRODUCT of } X_0, X_1, X_2, \dots, X_{(m-1)}$ .

Decoder Word Line generates PRODUCT terms.

A DECODER is realized by Multiplexer also known as MUX. MUX is nothing but a combination of AND gates. In Figure 2 we show a 4-bit binary to decimal decoder:




Figure 2. 4-bit binary to decimal decoder.




Figure 3. Block Model of 4-bit binary to decimal decoder.

Table 1. Truth Table of the decoder

D	C	B	A	Word Line	Decoded Decimal Value
0	0	0	0	W0	0
0	0	0	1	W1	1
0	0	1	0	W2	2
0	0	1	1	W3	3
0	1	0	0	W4	4
0	1	0	1	W5	5
0	1	1	0	W6	6
0	1	1	1	W7	7

1	0	0	0	W8	8
1	0	0	1	W9	9

In Figure 3, for every BCD code one of the 10 Word lines will go HIGH and the remaining lines will be LOW. Figure 2 tells us that every Word Line is a PRODUCT of 4 Variables A,B,C,D and their complements A', B',C',D'

Encoder Bit Line is SUM of Words.

Keyboard of a Computer generates 8-bit ASCII Code on pressing one of the keys. Hence Keyboard is ENCODER ARRAY. For simplicity of presentation we present 10Key - 4bit Encoder. The customer will have to decide and specify the 4-bit codes corresponding to 10 keys. That is the Customer will provide the Truth Table.

Suppose the customer provides the following Truth Table 2:

Table 2. The Truth Table of the Encoder.

W9	W8	W7	W6	W5	W4	W3	W2	W1	W0		Y3	Y2	Y
0	0	0	0	0	0	0	0	0	1		0	0	0
0	0	0	0	0	0	0	0	1	0		0	0	0
0	0	0	0	0	0	0	1	0	0		0	0	1
0	0	0	0	0	0	1	0	0	0		0	0	1
0	0	0	0	0	1	0	0	0	0		0	1	0
0	0	0	0	1	0	0	0	0	0		0	1	0
0	0	0	1	0	0	0	0	0	0		0	1	1
0	1	0	0	0	0	0	0	0	0		1	0	0
1	0	0	0	0	0	0	0	0	0		1	0	0




Figure 4. 10 Key to 4-bit Encoder Array.

Here the Word line (rows) is crossing the bit-line.

If W1 is pressed, 5V is applied to the corresponding Word line or to the corresponding ROW. The Row crosses the four bit-lines at the four intersections. Which ever intersection is shorted on that bit line ‘1’ is generated as seen in Figure 4. Where intersections are not shorted there we get ‘0’ on the bit line. For W1, Y3=0,Y2=0,Y1=1, Y0 = 0 binary code is generated as desired by the customer.

For W6, 0-1-1-0 is generated. Now let us examine the bit lines:

Y0 is HIGH if W1 is pressed or W1 is HIGH or W3 is HIGH or W5 is HIGH or W7 is HIGH or W9 is HIGH.

Therefore  $Y_0 = W_1 + W_3 + W_5 + W_7 + W_9;$

Similarly  $Y_1 = W_2 + W_3 + W_6 + W_7;$

Similarly  $Y_2 = W_4 + W_5 + W_6 + W_7;$

Similarly  $Y_3 = W_8 + W_9;$

If we combine the Word-Line and bit-line we get:

$$Y_0 = D'C'B'A + D'C'BA + D'CB'A + D'CBA + DC'B'A;$$

$$Y_1 = D'C'BA' + D'C'BA + D'CBA' + D'CBA;$$

$$Y_2 = D'CB'A' + D'CB'A + D'CBA' + D'CBA;$$

$$Y_3 = DC'B'A' + DC'B'A;$$

Thus we have achieved 4 Sum-of-Product(SOP) Boolean Functions. By combining Decoder-Encoder we achieve AND-OR function which is the same as NAND-NAND function.




Figure 5. The combination of Decoder-Encoder is AND-OR gate.

The above circuit is Programmable Logic Array.

The AND terms are generated by shorting the A,B,C,D and A', B', C', D' lines or Columns with the Rows of Input of Ten AND gates.

The OR terms are generated by shorting the intersection of Word-line(rows) and bit-lines(columns)

The shorting of intersection can be done putting a DIODE from the Word-line to bit-line as shown in Figure 6.

The shorting of intersection can be done by using multi-emitter BJT as shown in Figure 7.

The shorting of intersection can be done using NMOS as shown in Figure 8.




Figure 6. Diode Matrix is used to generate OR terms.

Diodes are the memory elements. Diode transfers '1' of Word-line to the corresponding Bit-line. The output WORD for any input code may be read as many times as possible. But the stored relationship between Input Code and Output Word cannot be modified. The Diode Matrix is fabricated at the factory level. Hence this is Read-Only-Memory (ROM).




Figure 7. Multiemitter BJTs are used for transferring ‘1’ from Word-line to Bit-line with which the intersection is shorted.

Multiemitter BJT has four emitters. When an Emitter is shorted to Bit-line, BJT behaves like Emitter Follower and as soon as the WORD-line goes HIGH the shorted bit-line (shorted with the given high Word-line) goes HIGH and all other bit-lines remain LOW.

According to customer requirement, the manufacturer shorts or opens the intersection by the use of proper MASK. This is Custom Programming or Mask Programming or Hardware Programming. This is ‘One-Time Factory Programming’.

#### WORKING OF 4k-bit Static ROM.

Static ROMs can be built of BJT or NMOS. These have no clock input. These are non-volatile. They never lose data. They are available in 1 to 64kb range. NMOS StaticROM have access time 0.1 to 1  $\mu$ sec. This access time is one order of magnitude longer than that of BJT StaticROM.

In a NMOS or BJT StaticROM we have a DECODER as shown in Figure 8. It has address input or select input. In this case address word is 10-bit wide. Hence it can access 1024 locations of memory. At every location a 4-bit wide binary word can be stored as shown in Figure 9. When an address word arrives, one of the 1024 Word-lines goes HIGH. At any instant only one Word-line can go high.




Figure 8. Decoder for 4k-bit ROM.




Figure 9. An NMOS ROM encoder ( Only 5 of the 1024 Word-lines are shown). Small circle means the intersection is shorted.

In Figure 8, when the following address word is applied:

B9	B8	B7	B6	B5	B4	B3	B2	B1	B0
0	0	0	0	0	0	0	0	0	0

Then W0 line goes HIGH. This selects the DATA WORD '0110' in Figure 9.

Let us examine Figure 9 closely:

Q3 and the NMOSs in that ROW are Load FETs. Here Drain and Gate of NMOS have been shorted. Hence Q3 and its corresponding elements act as loads of the bit-lines Y0, Y1, Y2, Y3.

NMOS has the advantage that it can act in following manners:

- i. as a Capacitor when you operate between Gate and Source;
- ii. as three terminal active element;
- iii. as a non-linear two terminal resistance when Gate and Drain are shorted together.

NMOSs in the Word-lines act as MEMORY ELEMENTS.

All Bit-lines are at HIGH level. Because  $V_{dd} = 5V$  is being applied to all Bit-lines and all bit-lines at the other end is simply hanging.

When W0 goes HIGH, the intersections of Y1, Y2 and W0-line have no NMOS. Y1 = '1' and Y2 = '1' state continues as it was before.

At the intersection of Y0 and Y3 we have Q2 and Q4 NMOSs. Their Gates are connected to W0-line which is presently held HIGH at  $5V > \text{Threshold Voltage of NMOS}$ . Hence Q2 and Q4 turn ON and provide a short to Ground. Therefore Y0 = '0' and Y3 = '0'.

Here we are following ACTIVE-LOW Logic. Ordinarily bit-lines are at ‘1’ and when ACTIVE they go LOW or go to ‘0’.

Thus with 0000000000 address word applied to the address bus of the given ROM, W0 gets selected and ‘0110’ ,which is stored in the ROM memory space, gets READ out.

The following Table 1 gives the binary bits stored in locations selected by W0,W1,W2 and W500 word-lines.

Table 1. The Word address and the bit-outputs.

B9	B8	B7	B6	B5	B4	B3	B2	B1	B0	WORD-line	Y0'	Y1'
0	0	0	0	0	0	0	0	0	0	W0	0	1
0	0	0	0	0	0	0	0	0	1	W1	1	0
0	0	0	0	0	0	0	0	1	0	W2	0	1
0	1	1	1	1	1	0	1	0	0	W500	1	1

Here the Bits stored are pre-programmed and cannot be changed unless we find some methods to construct NMOS and omit NMOS at the  $1024 \times 4$  ROM Memory Cells.

What we have shown is a Factory programmed ROM. Field programmed ROM had to wait for several years before it was introduced as Field Programmable Devices.

In the above example  $Y0' = W0 + W2;$

$Y1' = W1; Y2' = W1 + W2 + W500; Y3' = W0 + W500;$

By inverting the bit-lines we obtain SOP Logic Functions.

ROMs do not minimize the gates for a given CODE-conversion.

Suppose the customer wants me to design ‘BCD to 7-Segment decoder-driver’.

What this means :

Table 2. Decoding of BCD to Decimal NUMERIC value.

BCD code	Decimal Number to be displayed on 7-Segment display
0000	0
0001	1

0010	2
0011	3
0100	4
0101	5
0110	6
0111	7
1000	8
1001	9

In Figure 10 we have shown the construction and the composite structure of 7-SEGMENT DISPLAY. In Figure 10 it is also shown as to which LED should glow corresponding to a decimal value. From this knowledge we can construct the following Table 3 for code conversion.




Figure 10. Construction of Common Anode 7-Segment Display.

Table 3. Conversion from a BCD to a Seven-Segment-Display Code.

BCD code	Word-line	Y6	Y5	Y4	Y3	Y2	Y1	Y0
DCBA		$g'$	$f'$	$e'$	$d'$	$c'$	$b'$	$a'$
0000	<b>W0= D'C'B'A'</b>	1	0	0	0	0	0	0
0001	<b>W1= D'C'B'A</b>	1	1	1	1	0	0	1
0010	<b>W2= D'C'BA'</b>	0	1	0	0	1	0	0

0011	<b>W3= D'C'BA</b>	0	1	1	0	0	0	0
0100	<b>W4= D'CB'A'</b>	0	0	1	1	0	0	1
0101	<b>W5=D'CB'A</b>	0	0	1	0	0	1	0
0110	<b>W6= D'CBA'</b>	0	0	0	0	0	1	1
0111	<b>W7= D'CBA</b>	1	1	1	1	0	0	0
1000	<b>W8= DC'B'A'</b>	0	0	0	0	0	0	0
1001	<b>W9= DC'B'A</b>	0	0	1	1	0	0	0

Since input code is 4 bits therefore there are  $2^4 = 16$  word lines hence Table 3 must have 6 extra Word-lines i.e. W10, W11, W12, W13, W14, W15. Corresponding to these 6 Word-lines there are some arbitrary SYMBOL displays depending upon the convenience of the Designer.

If all 16 Word-lines are considered then the bit-line Y0 will be by inspection of the Table:

$$Y_0 = W_1 + W_4 + W_6 + W_{10} + W_{11} + W_{14} + W_{15};$$

By replacing the Word-line by their corresponding Product Term we get:

$$Y_0 = D'C'B'A + D'CB'A' + D'CBA' + DC'BA' + DC'BA + DCB'A' + DCBA' + DCBA.$$

By minimization technique we obtain:

$$Y_0 = D'C'B'A + CA' + DB;$$

Similarly minimized expressions can be obtained for all the remaining 6 bit-lines.

If using the minimized expressions for Y0, Y1, Y2, Y3 Y4, Y5, Y6 we build the decoder-driver then almost 20% saving in component count takes place as compared to a decoder-driver built by ROM. It can be even more. But this will require extra man-hours for minimizing and designing. If the demand can justify this extra cost then one could go for these especially designed and optimized circuits. These circuits are called ‘Application Specific Integrated Circuits’(ASIC). The ‘BCD to 7 Segment decoder-driver’ presently available in the market by the component code 74HC4511 is one such ASIC circuits.

Digital System Design\_Chapter 2\_Section 2\_Wishlist of Digital System Designer.  
DSD\_Chapter 2\_Section 2 describes the technological development which led to the realization of Electrically Erasable Programmable ROM. EEPROM became the basis of SPLD,CPLD,FPGA.

Digital System Design\_Chapter 2\_Section 2\_Wishlist of Digital System Designer.

The wishlist of Digital System Designer is to create a PLD where he downloads a programme and gets the PLD configured for a certain number of functions. With passage of time a few more functions are to be added and some existing functions are to be omitted. He would like to modify his programme and reload it on the same PLD. Economy-wise this would make sense. But this requires that he has Electrically Erasable and Reprogrammable PLD. This requires that it should be field-programmable.

In 1956, at the request of US Air-Force, Scientists of ARMA Division of American Bosch Arma Corporation, Garden City, New York, developed a User Programmable ROM akin to Diode Matrix shown in Figure 6 of Chapter 2\_Section 1. The fresh ROM had a diode connected at all intersections. It implied state HIGH or '1' in all memory cells. The user could retain or omit the DIODE at the intersection as his design need be. By applying a High Voltage Pulse of 30V which is not used in Digital Systems, the user could burn the whiskers of the Diode and thereby "burn" / "Zap" / "blow" open the given diode. This would give '0' state in that particular Memory Cell which lies at the given intersection. This way by burning the requisite set of memory elements namely the diodes at the intersections, the desired functional relationship can be achieved. Once the requisite diodes are blown out, the functional relationship is unalterable. Hence this was called One-Time User Programmed ROM.

In 1971, Intel Scientists at Santa Clara, California, developed Erasable Programmable ROM (EPROM). This new device was based on a special double-gate NMOS referred to as Floating-Gate Avalanche-Injection MOS(FAMOS). This double-gate NMOS is shown in Figure 11.




Figure 11.Floating Double Poly-silicon gate structure NMOS used in EPROM

In Figure 9 of Chapter 2\_Sec 1, we place such Double-Gate NMOS at all intersections as shown in Figure 12.




Figure 12. EPROM using Double-Gate NMOS.

Before user programming, FAMOS (Double-Gate NMOS) is present at all intersections. Any Word-line going HIGH will place 0s at all the four Bit-lines. Hence effectively EPROM comes with 0s stored in all memory cells. When the user applies 25V pulse between Gate2 and Drain, a high electric field is created in the depletion region of the p-n junction of the Drain-substrate. This electric field is in excess of the critical field. This results in Avalanche Breakdown. This creates a large reverse current. The electron component of this breakdown current is accelerated towards Gate2. It penetrates the thin oxide region and gets accumulated on Gate1. Gate 1 effectively becomes negatively charged hence 5V at Gate2 is no more able to turn this transistor ON. Hence effectively the NMOS at that intersection is disabled and state ‘1’ is permanently stored in that cell. Thus by application of 25V at the requisite intersections’ FAMOS, the transistor is disabled and state ‘1’ is permanently stored giving rise to the desired Boolean Function. Because of SiO<sub>2</sub>, charges accumulated on Gate2, do not discharge for 10years and longer. The ‘1s’ stored by application of 25V at Gate2s can be easily erased by exposing the ROM to Ultra-Violet light. UV light makes the SiO<sub>2</sub> slightly conducting thereby providing a path for leakage of charge accumulated on Gate1. Thus all disabled NMOSs are enabled and this restores EPROM to all ‘0s’ states . This can once again be reprogrammed and reconfigured. But this requires long exposure time in excess of 2 minutes for complete eraser. Hence Electrically erasable and programmable ROM(EEPROM) became the need of the hour.

In 1978, once again the Scientists of INTEL developed and commercialized EEPROM. They reduced the thickness between Gate1 and Channel from 1000A° (100nm) to 100A° (10nm). Now 10V electric voltage pulse was sufficient to writ ‘1s’ in a given cell. The same voltage reversed could erase ‘1’ and reset the whole ROM to ‘0s’.

Thus we see the Digital Designer’s wish list was fulfilled. Now he had a ROM which could be reprogrammed and reconfigured umpteen times as the need arose.

In the following Table 4 we tabulate the chronological development in the field of PLD devices with particular reference to Company ALTERA.

Table 4. Chronological development in the field of PLDs as given by ALTERA.

Year	Products first commercialized.
1984	First PLD in the market FP300, 320 gates, 3µmCMOS, 10MHz, 20 I/O pins
1985-87	TTL libraries for PLDEP 1200 First High Density PLD. EPB 1400 Embedded PLD
1989	Hardware description language introduced
1991	Complex Programmable Logic Devices
1992	SRAM FPGA introduced.
1993-94	Low Power 150MHz CPLD, 3.3V, 12000Gates
1995	First FPGA with embedded RAM 100k gates, 0.4-0.3µm technology, > 10M components, 50-100Mhz, First PCI integrated PCI (Peripheral Component Interconnect)
1996-98	SOPC (system on a programmable chip)
1999	First FPGA with high speed input. 1.5MGates equivalent to 100M transistors, First embedded CAM (Computer Aided Manufacturing) Fully integrated EDA Flow in Quartus Development Tools
2000-2001	First embedded FPGA World's first soft core microcontroller
2002-2003	0.13µm World Class Products; Stratix™ High Density Performance Leader; Stratix GX 10G embedded Cyclone™ World's lowest cost FPGA Family.

With Technology improvement, gate count density has continuously improved.

Table 5. 90nm Technology, 300 mm die size, normalized to 4M gates, 4Mbit Memory.

Process	0.35µm	0.25µm	0.18µm	0.15µm	0.13µm	0.09µm
Gate count	500k	1.5M	2.5M	4M	6.5M	10M
Wafer Φ	150mm	200mm	200mm	200mm	200mm	300mm
Die Size(µm×µm)	20.8×20.8	14.8×14.8	10.7×10.7		8.7×8.7	5.9×5.9
NDPW@0.2DD	9	68	175		450	1820

One Wafer Boat(25)	225	1700	4375		11250	45500
Dies per wafer( $\times 10^6$ )	41	143	274		415	2030




Figure 13. The Wafer Size, Technology used and Gates realized.

In Table 5 for calculating the number of dies per wafer we use the following equation taken from connexions module m33385, Part-9\_Journey of IC Technology:

$$\frac{die}{Wafer} = \frac{\pi \left(\frac{Wafer\ dia}{2}\right)^2}{die\ area}$$

$$= \frac{\pi \times Wafer\ dia}{\sqrt{2 \times die\ area}}$$

#### \$173.6 billion sale of FPGA by Altera Sectoral Composition by Consumption




Figure 14. Sectoral Composition of \$173.6b sales estimate by Altera in 2003 in terms of Consumption.

**\$173.6 billion sale of FPGA by Altera**  
**Sectoral Composition by Functions**




Figure 15. Sectoral Composition of \$173.6b sales estimate by Altera in 2003 in terms of Function.

As shown in Figure 16 , Programmable Array Logic (PAL) is formed from a programmable AND and fixed OR array.




Figure 16. Programmable Array Logic (PAL) formed from programmable AND Array and fixed OR Array.

We see in Figure 16 all intersections on decoder side that is on AND array side are shorted. By applying 10V Voltage pulse as we did in EEPROM, the NMOS can be disabled. The rest shorts are retained. Since here we have full options for removing the shorts we say that AND Array is programmable.

On the encoder side we have no such option. Some intersections are shorted and remaining are kept open. Here the OR Array is fixed. User has no options.

In Figure 17, we have Programmable Logic Arrays.




Figure 17. Programmable Logic Array. Both AND array and OR array are programmable.

As seen in the figure, on decoder as well as encoder side all intersections are shorted. User can remove the short on the AND array side(decoder side) as well as on OR array side(encoder side) according to his Boolean function requirement. Hence we say that AND array is programmable as well as OR array is programmable.

This PLA became the basis of SPLD, CPLD and FPGA.

References: “ Microelectronics” by Millman & Grabel, McGraw Hill, 1988.

“Principles of Digital Systems Design using VHDL”, by Roth and John, CENGAGE Learning, 1998.

DSD\_Chapter 3\_VHDL.\_introduction and content  
This gives the introduction and content of VHDL.

## VHDL(VHSICHardware Description Language)

VHSIC- very high speed IC.

### Contents

- VHDL: An Introduction
- Why VHDL
- Characteristics
- Basic Structure
- Data Objects
- Data Types
- Combinational Logic Statements
- Sequential Logic Statements
- Concurrent Statements
- Function
- Procedure
- Packages
- Configurations

Introduction and overview.

American Defence Department initiated the development of VHDL in 1980s for a standardized method of describing electronic systems. By 1987 IEEE standardized VHDL in reference manual by the name of “IEEE VHDL Language Reference Manual Draft Standard version 1076/B” and was ratified in December 1987 as IEEE 1076-1987. VHDL is standardized for system specification but not for design. VHDL is the only hardware language which has been standardized till date. It supports modeling and simulation of **digital systems** at various levels of design abstraction.

VHDL codes synthesis and simulation.

VHDL has been made technology independent. It can always be modified to add new functions. VHDL supports the following features:

- i. Hierarchies (block diagrams);
- ii. Reusable components;
- iii. Error management and verifications;
- iv. Graphical input which automatically translates into Structural VHDL;
- v. Concurrent and sequential language constructs;
- vi. Specification to gate description;

The codes written for a VHDL can be verified in simulator by writing the test bench. Here input time signals are given and output response signals are obtained. Thus we obtain the functional verification. At a later stage time verification of the design is also possible.

Since VHDL is standardized hence , codes can be moved between different development systems for modeling(simulation). These standardized codes can be synthesized by the following tools:

- i. ViewLogic;
- ii. Mentor Graphics;
- iii. Synopsys.

There is no standardized language for Analog Electronics. But this standardization is in progress by the name AHDL.

## Benefits

- Executable specification
- Validate spec in system context (Subcontract)
- Functionality separated from implementation
- Simulate early and fast (Manage complexity)
- Explore design alternatives
- Get feedback (Produce better designs)
- Automatic synthesis and test generation (ATPG for ASICs)
- Increase productivity (Shorten time-to-market)
- Technology and tool independence (though FPGA features may be unexploited)
- Portable design data (Protect investment)

Study of VHDL.

Its characteristics are:

1. Abstraction;
2. Modularity;
3. Concurrency;
4. Hierarchy.

## ABSTRACTION.

When considering the application of VHDL to FPGA/ASIC design, VHDL can be used to describe electronic hardware at many different levels of abstraction. There are three levels of abstraction:

1. Algorithm- these are unsynthesizable;
2. Register Transfer Level( RTL)-this is the input to synthesis;
3. Gate level- output from synthesis.




Figure 1. Three levels of abstraction.

Synthesis:

Synthesis is defined for the following different classes:

- i. Logic Synthesis- translates and minimizes Boolean functions into gates;
- ii. RTL synthesis- this is like logic synthesis with extra capability of translating sequential language constructs into gates and flip-flops (state machine);
- iii. Behavioural synthesis-this can reuse one hardware component for more than one parallel sequential language construction;

An example of VHDL code:

Process (sel, a, b)

Begin

If sel = '1' then

C<= b;-----b is assigned to c;

Else

C<= a;

End if;

End process;

Result of a synthesis:




Figure 2. The result of MUX synthesis.

HDL: Modularity.

1. Every component in VHDL is referred to as an entity and has a clear interface.
2. Interface is called an entity declaration.
3. The “internals” of the component are referred to as architecture declaration.
4. There can be multiple architectures at different levels of abstraction associated with the same entity.




Figure 3. VHDL component

HDL: Concurrency.

Concurrency stands in contrast to Sequential statements or procedural manners of conventional programming.

In Concurrency all operations are simultaneously carried out hence it takes much shorter time. In sequential operations it takes much longer time.

Digital systems are DATA Driven. A change in one signal will lead to change in another signal.

HDL: Hierarchy.




Figure 4. Behavioral description and structural description of the entity.

Bottom to top design in coding.

Top to bottom design in design specification.

### Basic Building Blocks of VHDL.

1. Library- It consists of several library units, each of which is compiled and saved in a design Library. 1164 package of IEEE Standard library is used for all design purposes.
2. Entity- describes the interface(input, output, signal) of a component.
3. Architecture- its internal implementations.
4. Package- defines global information that can be used by many entities..
5. Configurations- it binds component instances of a structure design into architecture pairs. It allows a designer to experiment with different variations of a design by selecting different implementations.

### Entity Declaration.

The entity declaration provides an external view of a component but does not provide information about how a component is implemented. The syntax is:

Entity adder is

```

[generic(generic_declaration);]

[port (A, B : in std_logic;

Sum, carryover: out std_logic);]

{entity_declarative_items{constants, types, signals};}

End [adder]

```

[ ]: square bracket denotes optional parameters

| ; vertical bar indicates a choice among alternatives.

{ } : a choice of none, one or more items can be made.

#### ENTITY DECLARATION.




Figure 5. Block Diagram of Full Adder.

We have a full adder as a component.

a0, b0, cin are input ports and data type BIT.

Sum and cout are output ports and again data type BIT.

VHDL description is the following:

Entity FULL\_ADDER is

```
Port( A0, B0, CIN: in std_logic;  
      SUM, COUT:out std_logic);  
End FULL_ADDER;
```

#### GENERIC DECLARATION:

This declares constants that can be used to control the structure or behavior of the entity.

```
Generic(  
  constant_name:type[:=initial value]  
  {;constant_name:type[:=initial_value]}  
)
```

Constant\_name specifies the name of a generic constant;

Type specifies the data type of the constant;

Initial\_value specifies an initial value for the constant.

VHDL is not case sensitive.

#### Port Declaration:

```
Port(  
  Port_name:[mode] type[:=init_value]  
  {;port_NAME:[MODE] TYPE[:=INIT_VALUE]}  
)
```

‘MODE’ SPECIFIES THE DIRECTION OF A PORT SIGNAL;

‘TYPE’ SPECIFIES THE DATA TYPE;

Types of Ports:

There are four port modes:

1. In : can only read. It is on the right side of assignment. It is used for input only.
2. Out : can only be assigned a value. It is on the left side of assignment.
3. Inout : can be read and assigned a value. It can have more than one driver. It can be on both sides of the assignment.
4. Buffer : can be read and assigned a value but it has only one driver.

Inout is bidirectional port whereas buffer is unidirectional.

The entity\_declarative \_item declares some constants, types or signals that can be used in the implementation of the entity.

Example:

Entity example\_program is

Port( A:in std\_logic;

B:in std\_logic;

C:out std\_logic;

D:inout std\_logic;

E:buffer std\_logic);

End assign;

Architecture arch\_example\_program of example\_program is

Begin

Process(A,B)

Begin

C<=A; ----this is valid. Input value can be assigned to output.

A<=B;----not valid. A is input port so it cannot be assigned a value.

E<=D+1;----this is valid. Value is read from D and assigned to E.

D<=C+1;----not valid . C is output port so you cannot read a value from C . You can only assign a value to C.

End process;

End assign;

## ENTITY DECLARATION EXAMPLE

We can control the structure and timing of an entity using generic constants. For example in an adder we add two BCD. Depending on the word length of BCD, adder will have to be chosen. If BCD is 4-bit wide then both inputs of Adder named A and B will not be a standard in std\_logic. Instead it will be 4-bit wide “in std\_logic\_vector(3 downto 0)”. Also a constant N will have to declared which will give the word size.

Entity ADDER is

Generic( N: INTEGER:=4;

M:TIME:= 10 ns);

Port( A,B:in std\_logic\_vector(N-1 downto 0);

CIN:in std\_logic;

SUM:out std\_logic\_vector(N-1 downto 0);

COUT:out std\_logic);

End ADDER;

## ARCHITECTURE

An architecture provides an “internal” view of an entity. An entity may have more than one architecture. It defines the relationships between inputs and outputs of a design entity which may be expressed in terms of:

1. Behavioural style;
2. Dataflow style;
3. Structural style.

An architecture determines the function of an entity. It consists of a declaration section where

“signals, types, constants, components and sub-programs” are declared followed by a collection of concurrent statements.

### Behavioral Style Architecture.

This provides the behavior but no details as to how design hardware is to be implemented. The primary unit of a behavior description in VHDL is the process.

Example:

Architecture BEHAVIOUR of FULL\_ADDER is

Begin

Process(A, B, CIN)

Begin

If (A= ‘0’ and B= ‘0’ and CIN= ‘0’) then

SUM<= ‘0’;

COUT<= ‘0’;

Elsif (A= ‘0’ and B= ‘0’ and CIN= ‘1’) or

(A= ‘0’ and B= ‘1’ and CIN= ‘0’) or

(A= ‘1’ and B= ‘0’ and CIN= ‘0’) then

SUM<= ‘1’;

COUT<= ‘0’;

Elsif (A= ‘0’ and B= ‘1’ and CIN= ‘1’) or

(A= ‘1’ and B= ‘1’ and CIN= ‘0’) or

(A= ‘1’ and B= ‘0’ and CIN= ‘1’) then

SUM<= ‘0’;

COUT<= ‘1’;

Elsif (A= ‘1’ and B= ‘1’ and CIN= ‘1’)

SUM<= ‘1’;

COUT<= ‘1’;

End if;

End process;

End behavior;

## DATAFLOW STYLE ARCHITECTURE.

A dataflow style specifies a system as a concurrent representation of the flow of control and movement of data. It models the information flow or dataflow over time of combinational logic functions such as adders, comparators, decoders and primitive logic gates.

Example:

Architecture DATAFLOW of FULL\_ADDER is

Signal S: BIT;

Begin

S<= A xor B;

SUM <= S xor CIN after 10 ns;

COUT<= (A and B) or (S and CIN) after 5 ns;

End DATAFLOW;

[Recall in ADDER: SUM = AxorBxorCIN ;

COUT= A.B+A.Cin+B.Cin

A.B+S.Cin = A.B +(AB' +A'B)Cin. This reduces to A.B + A.Cin+B.Cin ]

## STRUCTURAL STYLE ARCHITECTURE.

This gives the structural implementation using component declarations and component instantiations.

In this example two types of components are defined: HALF\_ADDER and OR\_GATE. A FULL\_ADDER is implemented using two HALF\_ADDERS. HALF\_ADDER will be used as a component and later instantiated in a top entity of the program. Here we use our previous knowledge of building FA from HA.

Example:

Architecture STRUCTURE of FULL\_ADDER is

Component HALF\_ADDER

Port (L1, L2 : in BIT;

CARRY, SUM : out BIT );

End component;

Component OR\_GATE

Port ( L1, L2: in BIT;

O: out BIT);

End component;

Signal N1, N2, N3: BIT;

Begin

HA1: HALF\_ADDER port map (A, B, N1, N2);

HA2:HALF\_ADDER port map (N2, CIN, N3, SUM);

OR1: OR\_GATE port map (N1, N3, COUT);

End STRUCTURE;




Figure 6. Structural Style Architecture of Full Adder.

This does not use process. By assigning the correct port map the components get instantiated into Full\_Adder.

## DATA OBJECTS.

Data Object hold a value of specific type. There are three classes of data object namely:

1. Constants;
2. Variables;
3. Signals.

The class is specified by a reserved word that appears at the beginning of the declaration of that object.

## CONSTANTS.

It is a Data Object which is initialized to a specific value when it is created and which cannot be subsequently modified. Constant declarations are allowed in packages, entities, architectures, subprograms, blocks and processes.

Constant YES: BOOLEAN :=True;

Constant CHAR7: BIT\_VECTOR(4 downto 0) := "00111";

Constant MSB : INTEGER:= 5;

## VARIABLES.

These data objects hold temporary data. They can be declared in a process or a subprogram.

Variable X, Y: std\_logic;

Variable TEMP: std\_logic\_vector(8 downto 0);

Variable DELAY: INTEGER range 0 to 15:= 5; \_\_\_\_\_ initial value is 5

## SIGNALS.

Signals connect design entities together and communicates changes in values between processes. They can be interpreted as wires or buses in actual circuit. Signals can be declared in packages (global signals), entities (entity global signals), architectures ( architecture global signals) and blocks.

Signal BEEP: std\_logic :='0';

Signal TEMP: std\_logic\_vector(8 downto 0);

Signal COUNT: INTEGER range 0 to 100:=5;

## DATA TYPES:

Data object must defined with a data type and the range of values it can assume.

Type declarations are allowed in package declaration sections, entity declaration sections, architecture declaration sections, subprogram declaration sections and process declaration sections.

Data type include:

1. Enumeration types;
2. Integer types;
3. Predefined VHDL data types;
4. Array Types;
5. Record types;
6. STD\_LOGIC data type ;
7. Signed and unsigned data types;
8. Subtypes.

Enumeration Types

Integer types

## VHDL Data types

Array Types

Record Types

Std\_logic types

Signed and unsigned data types.

Subtypes.

## LOGICAL OPERATORS

Logical operators are “ AND, OR,NAND, NOR, XOR and NOT” accept operands of same type and same length.

Type of OPERANDS can be “ BIT, BOOLEAN or ARRAY”.

Example:

Signal A, B : BIT\_VECTOR (6 downto 0);

Signal C,D,E,F,G: BIT;

A<= B and C;-----not allowed because types are incompatible.

D<=(E xor F) and (C xor G);----- this is a valid statement.

## RELATIONAL OPERATORS

Relational Operators give a result of Boolean type. Operands must be of same type ad length.

Example:

Signal A,B: BIT\_VECTOR(6 downto 0);

Signal C: BOOLEAN;

$C \leq B \leq A$ ; (same as  $C \leq (B \leq A)$ );

## COMBINATIONAL LOGIC STATEMENTS.

1. Dataflow type(logical operation, arithmetic operations);
2. When else statement;
3. With select statement.

Example:

Architecture arch\_andgate of andgate is

Begin

$Y \leq '1'$  when  $A = "1"$  and  $B = '1'$

Else '0';

End arch\_andgate;

With "a, b" select

$Y \leq "X X"$  when "1 1"

## SEQUENTIAL STATEMENTS

The statements within a process may be sequential but the process may be concurrent.

## VARIABLE ASSIGNMENT STATEMENTS.

The current value of a variable is replaced with a new value specified by the expression. The variable and the result of the expression must be the same type and same length.

Target\_variable:= expression;

Variables declared within a process cannot pass values outside the process.

Example:

Process(S1,S2)

Variable A, B : INT16;

Constant C: INT16:=100;

Begin

A:=S1+1;

B:=S2\*2-C;

End process;

### Signal Assignment Statements

Target\_signal<= [transport] expression [ after time\_expression];

Assignment will not take place immediately. There can be two kinds of delays that can be applied when scheduling signal assignments:

1. Transport delay- analogous to propagation delay;
2. Inertial delay – the input must persist for sometime before output responds. This is very useful for rejecting the input glitches which are very short interval signals.

### TRANSPORT DELAY.

.....

Process(.....)

Begin

S<= transport 1 after 1 ns, 3 after 3 ns, 5 after 5ns;

S<=transport 4 after 4 ns;

End;




Figure 7. An example of transport delay.

As in the example, if a transaction precedes in time already scheduled transactions, the new transaction overrides all the others.

The second assignment always overrides the first assignment.

**Inertial case**  
**S<= A after 20 ns ;**

**Transport case**  
**S<=transport A after 20ns ;**




Figure 8. Distinction between Inertial and transport case.

As we see in the above example, Inertial Model; does not allow the glitches to appear at the output but in transport model it does appear.

Zero Delay vs Delta Delay.

Variable assignments are executed in zero time. However VHDL uses delta time concept for signal assignments. Each signal assignment statement is executed after a delta time.

```
process (CLK)
```

```
signal A : integer := 5 ;
```

```
B, C : integer := 0 ;
```


```
variable D : integer := 0 ;
```

```
begin
```

```

A <= 1;
A <= 2;
B <= A;
D := 3;
C <= D;
end process ;

```



**Figure 9. The timing diagram of the Process described in the text.**

The process is activated by any change in the CLK signal. The CLK changes in zero time. 0- and 0+ are both 0 for a simulator. The interval, two delta (2D) is a virtual concept. A signal assignment is executed after a delta delay however variable assignments are executed in zero time. The first assignment is a signal assignment, therefore A will be assigned “1” after a delta time. The second assignment is also a signal assignment so A will be “2” after two delta time. Third assignment assigns signal B, the initial value of A (the value at 0- time) because delta time concept is virtual. So B takes

“5” after a delta time. Fourth assignment is a variable assignment, so it will be executed without delta delay. The last assignment is again a signal assignment ; signal C takes the value of D after a delta time. Since D is “3” at zero time C is assigned to “3”.

This is why signal assignments should be avoided in processes. If we define signal A as a variable B takes the value of “2” .

## IF STATEMENTS.

Example:

```
Signal A,B, IN1, Y: std_logic;
```

```
Process (A,B)
```

```
Begin
```

```
If A= ‘1’ AND B = ‘1’ then
```

```
Y<= ‘0’;
```

```
Elsif IN1= ‘1’ then
```

```
Y<= ‘1’;
```

```
Else Y <= ‘0’;
```

```
End if;
```

```
End process;
```

## CASE STATEMENTS.

This selects one of a number of alternative sequence of statements. The chosen alternative is defined by the value of an expression.

Example:

Signal S1: INTEGER range 0 to 7;

Signal I1, I2, I3 : BIT;

Process (S1, I1,I2,I3)

Begin

Case S1 is

When 0|2 =>

OU<= ‘0’;

When 1 =>

OU<= I1;

When 3 to 5 =>

OU<=I2;

When others =>

OU<= I3;

End case;

End process;

LOOP STATEMENTS.

A repeated process is put into LOOP STATEMENT.

There are two loops:

FOR Loop and WHILE Loop.

If LOOP not used and repetitive statement is used then we use WAIT and EXIT STATEMENTS.

Example of two nested loops without iteration.

Count\_down: process

Variable min, sec : integer range 0 to 60;

Begin

L1: loop

L2: loop

Exit L2 when (sec=0);

Wait until CLK'event and CLK = '1';

Sec := sec-1; -----every decrement takes place at the leading edge of the CLOCK.

End loop L2;

ExitL1 when (min = 0);

Min:= min – 1;

Sec := 60;

End loop L1;

End process count\_down;

FOR loop statements.

This iterates over a number of values. The loop index is integer value by default.

It can be reassigned a value within the loop.

Example:

For i in 1 to 10 loop

A(i) := i\*I;

End loop;

For I in X downto Y loop

A(I) := i\*i;

End loop;

WHILE Loop Statements.

A WHILE LOOP executes the loop body by first evaluating the condition.  
If the condition is true the loop is executed.

Example:

Process

Variable a, b, c, d : integer;

Begin

.....

While ((a+b)>(c+d)) loop

A :=a-1;

C:=c+b;

B := b – d;

End loop;

.....

End process;

## NULL STATEMENTS.

This statement is used to explicitly state that no action is to be performed when a condition is true.

Example:

Variable A,B:INTEGER range 0 to 31;

Case A is

When 0 to 12 =>

B := A;

When others =>

Null;

End case;

Assertion Statements.

Next Statement

Exit Statement.

Wait Statement.

Procedure Statement.

Concurrent Statement.

Process Statement.

A process statement is composed of sequential statements but processes themselves are concurrent.

The process statement must have either a sensitivity list or a wait statement or both.

Example.

Architecture A2 of example is

```
Signal i1, i2, i3 , i4, and_out, or_out : bit;
```

```
Begin
```

```
Pr1: process(i1, i2, i3, i4)
```

```
Begin
```

```
And_out<= i1 and i2 and i3 and i4;
```

```
End process pr1;
```

```
Pr2: process(i1,i2,i3,i4)
```

```
Begin
```

```
Or_out<= i1 or i2 or i3 or i4;
```

```
End process pr2;
```

```
End A2;
```

Concurrent Signal assignments.

Conditional Signal Assignments.

Block Statements.

Block Statement.

Example: Block B1-1 is nested within block B1. Both B1 and B1-1 declare a signal named S. The signal S used in Block B1-1 will be the one declared

within B1-1 while S is used in block B2 is the one declared in B1.

Architecture BHV of example is

Signal out1: integer;

Signal out2: bit;

Begin

B1: block

Signal S : bit;

Begin

B1-1: block

Signal S: integer;

Begin

Out1<= S;

End block B1-1;

End block B1;

B2: block

Begin

Out2<= S;

End block B2;

End BHV.

Concurrent Procedure Call

## Sub programs

1. Procedure;
2. Functions.

## FUNCTIONS

Example:

Process

Function c\_to\_f(c:real) return real is variable f: real;

Begin

F:=c\*9.0/5.0+32.0;

Return(f);

End c\_to\_f;

Variable temp: real;

Begin

Temp:= c\_to\_f(5.0)+20.0;(temp=61)

End process;

Here class of a object refers to constant or signal and the mode is ‘in’. Default value of MODE is ‘in’. Default value of CLASS is ‘constant’.

## PROCEDURES

Procedure parity(A: in bit\_vector(0 to 7);

Result1, result2:out bit)is

Variable temp:bit;

```
Begin  
Temp:= '0';  
For I in 0 to 7 loop  
Temp:= temp xor A(I);  
End loop;  
Result1:= temp;  
Result2:= not temp;  
End;
```

Here by default result1 and result2 will be classified as VARIABLE.

### Example 2.

Architecture BHV of receiver is

```
Begin  
Process  
Variable TOP,BOTTOM,ODD,dummy:bit;  
Varable y: bit_vector (15 downto 0);  
Begin  
. . .  
Parity(y(15 downto 8), TOP, dummy);  
Parity(y(7 downto 0), BOTTOM, dummy);
```

ODD:= TOP xor BOTTOM;

End process;

End BHV;

PACKAGES.

The package body specifies the actual behavior of the package. It has the same name as the declaration.

Example>

Library IEEE;

Use IEEE.NUMERIC\_BIT.all;

Package PKG is

Subtype MONTHY\_TYPE is integer range 0 to 12;

Subtype DAY\_TYPE is integer range 0 to 31;

Subtype BCD4\_Type is unsigned (3 downto 0);

Subtype BCD5\_Type is unsigned ( 4 downto 0);

Constant BCD5\_1: BCD5\_TYPE := B\*0\_0001”;

Constant BCD5\_7: BCD5\_TYPE := B\*0\_0111”;

Function BCD\_INC(L: in BCD4\_TYPE) return BCD5\_TYPE;

End PKG;

Package body PKG is

Function BCD\_INC(L: in BCD4\_TYPE) return BCD5\_TYPE is

Variable V,V1,V2: BCD5\_TYPE;

Begin

V1:= L+BCD5\_1;

V2:=L+BCD5\_7;

Case V2(4) is

When ‘0’ => V:=V1;

When ‘1’ => V:=V2;

End case;

Return (V);

End BCD\_INC;

End PKG;

GENERATE STATEMENT.

The *generate statement* is a concurrent statement that has to be defined in an architecture. It is used to describe replicated structures. The syntax is :

*instantiation\_label* : *generation\_scheme* **generate**

{*concurrent\_statement*}

**end generate** [*instantiation\_label*] ;

There are two kinds of *generation\_scheme* : the *for* scheme and the *if* scheme. A for scheme is used to describe a regular structure. It declares a generate parameter and a discrete range just as the for\_scheme which defines a loop parameter and a discrete range in a sequential loop statement. *The generate parameter needs not to be declared*. Its value may be read but cannot be assigned or passed outside a generate statement.

Example:

Architecture IMP of FULL\_ADDER4 is

Signal X,Y,Z : STD\_LOGIC\_VECTOR(3 downto 0);

Signal Cout: STD\_LOGIC;

Signal TMP: STD\_LOGIC\_VECTOR(4 downto 0);

Component FULL\_ADDER

Port(A, B, Cin: in STD\_LOGIC;

SUM,Cout: out STD\_LOGIC);

End component;

Begin

TMP(0)<= '0';

G : for I in 0 to 3 generate

FA: FULL\_ADDER port map ( X(I), Y(I), TMP(I), Z(I),TMP(I+1));

End generate;

Cout <= TMP(4);

End IMP;




Figure 10. 4-bit Adder with 4 Full Adder Components.

## CONFIGURATION STATEMENT

This helps choose one out of many configurations.

An entity may have several architectures. Configuration specification allows the designer to choose the entities and their architectures. The syntax is :

**for** instantiation\_list : component\_name

**use** entity library\_name . entity\_name [ (architecture\_name) ] ;

If there is only one architecture, the architecture\_name can be omitted.

```
library IEEE ;
```

```
use IEEE.STD_LOGIC_1164.all ;
```

```
entity FULL_ADDER is
```

```
port ( A, B, Cin : in STD_LOGIC ;
```

```
Sum, Cout : out STD_LOGIC );
```

```
end FULL_ADDER ;  
  
architecture IMP of FULL_ADDER is  
  
component XOR_gate  
  
port ( I0, I1 : in STD_LOGIC ; O : out STD_LOGIC );  
end component ;  
  
component AND2_gate  
  
port ( I0, I1 : in STD_LOGIC ; O : out STD_LOGIC );  
end component ;  
  
component OR2_gate  
  
port ( I0, I1 : in STD_LOGIC ; O : out STD_LOGIC );  
end component ;  
  
signal N1, N2, N3 : STD_LOGIC ;  
  
for U1 : XOR_gate use entity work . XOR_gate ( BHV ) ;  
  
for others : XOR_gate use entity work . XOR_gate ( BHV ) ;  
  
for all : AND2_gate use entity work . AND2_gate ;  
  
for U5 : OR2_gate use entity work . OR2_gate ;  
  
begin  
  
U1 : XOR_gate port map (I0 => A, I1 => B, O => N1 ) ;  
  
U2 : AND2_gate port map ( A, B, N2 ) ;  
  
U3 : AND2_gate port map ( Cin, N1, N3 ) ;
```

U4 : XOR\_gate port map ( Cin, N1, Sum ) ;

U5 : OR2\_gate port map ( N3, N2, Cout ) ;

*end IMP ;*

DSD\_Chapter 4\_VHDL application to combinatorial logic synthesis  
DSD\_Chapter 4\_Section 1 deals with Combinatorial Logic Synthesis using VHDL.

### DSD\_Chapter 4\_Application of VHDL to Combinatorial Synthesis

In Chapter 3, we studied VHDL and its different commands. Here we are going to write the codes for a given combinatorial logic system which has been ordered by the customer. These codes will be used to configure FPGA. That configured FPGA will act like the Combinatorial Logic System1 which has been ordered by my Customer.

Two design approach can be used while writing the VHDL codes for a system namely behavioral and data-flow design approach.

Say we have a logic function:  $y = a \cdot b$ -----and\_gate

*In data flow design* we write :

Architecture behavioral of and\_gate is

Begin

\_\_\_\_\_y<= a and b;

end behavioral;

*In behavioral design* approach we write:

Architecture behavioral of and\_gate is

Begin

\_\_\_\_\_y<= ‘1’ when a= ‘1’ and b= ‘1’ else ‘0’;

end behavioral;

There is a third approach namely structural approach. This consists of interconnection of several components known as Entity. Structural VHDL

is used for hierarchical design. This is must for handling large design in VHDL. By large design we mean 500 to 6000 gates.

The components which are to be instanced or to be instantiated (that is to be incorporated) in a given entity must be defined beforehand and their architecture behavioral must be given in their definition.

How to use ISE for writing the codes and checking for syntax errors?

Click ISE. Project Navigator opens. Tip of the Day will come. OK it.

Create a new project after clicking FILE.

New Project Wizard will open.

Give Project Name.....ANDGate1-----You can use underscore but hyphen cannot be used.

Give Project Location..... C:\BKS\_Project\ANDGate1

Project name: ANDGate1

Top Level Source Type- HDL

Other options are: Schematic, EDIF, NGC/NGO – these are higher level tools.

Product Category: All (for CPLD & FPGA).

Other options are General Purpose, Automotive, Military, Hi-reliability, Radiation Hardened.

Family SPARTAN2 (FPGA)

Other options are QPro Virtex Hi-Rel, QPro Virtex4Hi-Rel, Q-Pro Virtex4 Rad Tolerant, QPro VirtexE Military, Spartan3A DSP.

Device : XC2S15\_\_\_\_\_Xilinx component, Spartan2, 15k gate count.

Other options are XC2S30,XC2S50,XC2S100,XC2S150.

Package: TQ144\_\_\_\_\_no of pins 144.

Other options are CS144, VQ100.

Speed: -6

Other options are -5, -5Q

Top Level Source Type: HDL.

Synthesis Tool XST(VHDL/Verilog)

Simulator: ModelSim – XE VHDL.

Other options of Simulator are ModelSim XE Verilog, NC Sim VHDL, NC Sim Verilog, NC Sim Mixed, VCS MX VHDL, VCS MX Verilog, VCS MX Mixed, VCS MXi Verilog.

At the bottom three messages displayed:

Enable Enhanced Design Summary

Enable Message Filtering

Display Incremental Message

This implies that Enable Enhanced Design Summary is enabled and Enable Message Filtering+ Display Incremental Message are disabled.

Click **NEXT**.

New page opens. New Project Wizard-----create new sources.

Click **New Source**

Following options will come \_\_\_\_\_ IPSchematic, State Diagram, Test Bench Waveform, User Document, Verilog Module, Verilog Test Fixture, VHDL

Module, VHDL Package, VHDL Test Bench.

Creating a new source and adding to the Project is optional. Existing source can be added on the next page.

Click **NEXT**.

Add existing source if any.

Click **NEXT**.

New Page opens called PROJECT SUMMARY

Project Name: ANDGate1-----this can contain underscore but not hyphen. -----  
-----If we include hyphen the NEW SOURCE can -----  
-----never be set as TOP MODULE.

Project Path C:\documents and settings\BKS\MyDocuments\ANDGate1

Top Level Source\_\_\_\_\_HDL

DEVICE

Device Family\_\_\_\_\_Spartan2

Device\_\_\_\_\_XC2S15

Package\_\_\_\_\_TQ144

Speed\_\_\_\_\_ -6

Synthesis Tool\_\_\_\_\_XST

Simulator\_\_\_\_\_ModelSim XE VHDL

Preferred Language\_\_\_\_\_VHDL.

Enable Enhanced Design Summary

Enable Message Filtering

Display Incremental Message

Finish.

Following icons will display on left margin.

ANDGate1

#xc2s15-6tq144 Right Click and add new source.

File Name \_\_\_\_\_ ANDGate1

Select \_\_\_\_\_ VHDL Module

Once VHDL Module is selected **NEXT** is highlighted

Click \_\_\_\_\_ **NEXT**

Define Module

Entity Name \_\_\_\_\_ ANDGate1

Architecture Name \_\_\_\_\_ Behavioral

Port Name \_\_\_\_\_ Direction

A \_\_\_\_\_ in

B \_\_\_\_\_ in

Y \_\_\_\_\_ out

Click \_\_\_\_\_ **NEXT**

New Page comes named New Source Wizard-Summary

Project Navigator will create a new skeleton source with the following specifications:

Add to Project: Yes

Source Directory: C:\Documents and Settings\BKS\MyDocument

Documents: C:\Documents and Settings\BKS\MyDocument\ANDGate1

Source Type: VHDL Module

Source Name: ANDGate1.vhd

Entity Name: ANDGate1

Architecture name: Behavioral

Port Definition

A \_\_\_\_\_ Pin \_\_\_\_\_ in

B \_\_\_\_\_ Pin \_\_\_\_\_ in

Y \_\_\_\_\_ Pin \_\_\_\_\_ in

Click \_\_\_\_\_ **FINISH**

-----   ANDGate1.Behavioral

This is right clicked---Set as Top Module---Click

\_\_\_\_\_ ANDGate1 Behavioral will be selected as Top Module.Upper  will appear green.

On the right, Note Pad and initial part of VHDL Program will appear.

Following will be the Hardware Description of the Entity ANDGate1

Library IEEE

Use ieee.std\_logic\_1164.all;

Use ieee.std\_logic\_arith.all;

Use ieee.std\_logic\_unsigned.all;

Entity ANDGate1 is

Port(A:in std\_logic;

      B:in std\_logic;

      Y:out std\_logic);

End ANDGate1;

Architecture Behavioral of ANDGate1 is

      Begin

      Y<='1' when A= '1' and B= '1' else '0';

End behavioral;

Once the codes are written we will carry out the syntax check.

Click the icon  ANDGate1.Behavioral

In the bottom half on left margin, following messages will appear :

Synthesize-XST

Implement Design

Generate Programming File

Configure Target Device

Save the note pad program and click Synthesize-XST

If RED appears, synthesis has failed.

We correct the program, save it and repeat syntax check until we get the message

Process “Synthesis” completed successfully.

Click the PLUS sign on the left side of Synthesize-XST

+ Synthesize-XST

\_\_\_\_\_ # View Synthesis Report

\_\_\_\_\_  View RTL Schematic

\_\_\_\_\_  View Technology Schematic

If we click # View Synthesis Report we get the following:

1. Synthesis Options Summary.
2. HDL Compilation.
3. Design Hierarchy Analysis.
4. HDL Analysis.
5. HDL Synthesis.
6. Advanced HDL Synthesis.
7. Low Level Synthesis.
8. Partition Report.
9. Final Report:

1. Device Utilization Summary.
2. Partition Report Summary.
3. Timing Report.

If we click  View RTL (Register Transfer Level) Schematic, we get to see the interface connections of the Entity Block.

If we click  View Technology Schematic, we get to see the internal architecture of the entity.

Now we can carry out the FUNCTIONAL VALIDATION of the given source by writing its TEST BENCH.

#xc2s15-6tq144 \_\_\_\_\_ Right Click and add new source.

File Name \_\_\_\_\_ TbANDGate1

Select \_\_\_\_\_ VHDL TestBench

Once VHDL TestBench is selected **NEXT** is highlighted

Click \_\_\_\_\_ **NEXT**

New Page comes named New Source Wizard- Associate Source

Select a source(which is already defined) with which to associate the new source(in this case the test bench).

ANDGate1 is selected to associate with the Test Bench.

Click \_\_\_\_\_ **NEXT**

New Source Wizard-Summary.

Project Navigator will create a new skeleton source with the following specifications:

Add to Project: Yes

Source Directory: C:\Documents and Settings\BKS\ANDGate1

Source Type:VHDL TestBench.

Source Name: TbANDGate1.vhd

Association: ANDGate1

Click \_\_\_\_\_ **FINISH**

On the right hand side in the Note-Pad we write the test bench program.

Library IEEE

Use ieee.std\_logic\_1164.all;

Use ieee.std\_logic\_arith.all;

Use ieee.std\_logic\_unsigned.all;

Entity TbANDGate1 is

End TbANDGate1;

Architecture Behavioral of ANDGate1 is

- - - -component declaration for the unit under test(uut).

Component ANDGate1

    \_\_\_\_Port(a:in std\_logic;

        \_\_\_\_\_b:in std\_logic;

        \_\_\_\_\_y:out std\_logic);

End component;

- - - -inputs.

Signal a:std\_logic:= ‘0’;

Signal b:std\_logic:= ‘0’;

- - - outputs.

Signal y:std\_logic;

Begin

- - - - -instantiate(or incorporate) the unit under test(UUT);

uut:ANDGate1 Port Map

(a => a,

b => b,

y => y,);-----=> means transpose or corresponds;

----- no clocks detected in port list. Replace<clocks> below with appropriate name.

-----constant<clock>\_period:= 1 ns;

-----<clock>\_process:process

-----begin

-----<clock> <= ‘0’ ;

-----wait for <clock>\_period/2;

-----<clock> <= ‘1’ ;

-----wait for <clock>\_period/2;

-----end process;

----- stimulus process

\_\_\_\_\_stim\_proc:process

\_\_\_\_\_begin

\_\_\_\_\_wait for 10 ns;

\_\_\_\_\_a<= ‘1’;

\_\_\_\_\_b<= ‘1’;

\_\_\_\_\_wait for 10 ns;

\_\_\_\_\_a<= ‘1’;

\_\_\_\_\_b<= ‘0’;

```
_____wait for 10 ns;  
_____a<= '1';  
  
_____b<= '1';  
  
_____wait for 10 ns;  
  
_____a<= '1';  
  
_____b<= '0';  
  
------insert stimulus here  
  
_____wait;  
  
_____end process;  
  
End;
```

Change Implementation to Behavioral Simulation.

This is found in upper left hand box.

## Click TbANDGate1-Behavioral

ModelSim Simulator will appear.

Click on the left hand + sign.

ModelSim appears.

Click on ModelSim Icon.

ModelSim runs and input and output time patterns appear validating the AND Logic Operation in this case.




Figure 1. Input Time Patterns and Output Response.

*Design Implementation of Combinatorial Logic\_System1.*





Figure 2. Gate Description of Combinatorial Logic System1.



**Figure 3. Interface Description of Combinatorial Logic System1**

$$Y = A \cdot B + C(XOR)D$$

Customer has provided this circuit configuration. This has to be synthesized with no syntax error. The Synthesis has to be functionally tested. Next the masks are generated and sent to foundry.

For Hardware description, we open ISE.

Add source if it exists.

New source if it does not exist.

We select VHDL Module and save it as logic\_system1. We have chosen Xilinx Component Spartan 2.

I/P, O/P defined;

We get the following two icons.

△ Logic\_system1

#xc2s15-6tq144 Right Click and add new source.

We need to define three gates: AND\_Gate, XOR\_Gate and OR\_Gate. Each gate will be defined, selected as TOP MODULE and synthesized. Once synthesis is complete then we will move to the next new source. Finally we

will synthesize LogicSystem1. Now LogicSystem1 will be synthesized by selecting it as TOP MODULE. Once the synthesis of LogicSystem1 is successful we will validate it by making its Test Bench.

After defining, we instantiate (or incorporate) these three gates to Logic System1.

Add a new source and name it ANDgate

First we define AND\_Gate:

Library IEEE

Use ieee.std\_logic\_1164.all;

Use ieee.std\_logic\_arith.all;

Use ieee.std\_logic\_unsigned.all;

Entity AND\_Gate is

Port(A:in std\_logic;

      B:in std\_logic;

      Y:out std\_logic);

End AND\_Gate;

Architecture Behavioral of ANDGate1 is

Begin

Y<= A and B;---- data flow design method

End behavioral;

Select ANDgate as TOP MODULE and do the syntax check here itself.

Second we define XOR\_Gate by right clicking #**xc2s15-6tq144** and adding a new source named XOR\_Gate.

Library IEEE

Use ieee.std\_logic\_1164.all;

Use ieee.std\_logic\_arith.all;

Use ieee.std\_logic\_unsigned.all;

Entity XOR\_Gate is

Port(A:in std\_logic;

      B:in std\_logic;

      Y:out std\_logic);

End XOR\_Gate;

Architecture Behavioral of XOR\_Gate is

Begin

Y<= A xor B;---- data flow design method

End behavioral;

Here XORGATE is selected as TOP MODULE and syntax check is done. Once synthesis is successful then only proceed forward.

Third we define OR\_Gate by right clicking #**xc2s15-6tq144** and adding a new source named OR\_Gate.

Library IEEE

Use ieee.std\_logic\_1164.all;

Use ieee.std\_logic\_arith.all;

Use ieee.std\_logic\_unsigned.all;

Entity OR\_Gate is

Port(A:in std\_logic;

      B:in std\_logic;

      Y:out std\_logic);

End OR\_Gate;

Architecture Behavioral of OR\_Gate is

Begin

Y<= A or B;----- data flow design method

End behavioral;

Now we implement Logic\_System1 (Figure 3) by interconnecting these three components. But first these three Gates will have to be declared.

Library IEEE

Use ieee.std\_logic\_1164.all;

Use ieee.std\_logic\_arith.all;

Use ieee.std\_logic\_unsigned.all;

Entity logic\_system is

      Port(A: in std\_logic;

          B: in std\_logic;

          C: in std\_logic;

```
_____D: in std_logic;  
_____Y: out std_logic);- - -interface connections are declared  
Architecture arch_logic_system1 of logic_system1 is  
_____Signal P:std_logic;  
_____Signal Q:std_logic;  
_____Component And_gate is- - - -declaration of And_Gate;  
_____Port(A,B: in std_logic;  
_____Y: out std_logic  
_____);  
_____End component;  
_____Component Or_gate is  
_____Port(A,B: in std_logic;  
_____Y: out std_logic  
_____);  
_____End component;  
_____Component XOR_gate is- - - -declaration of XOR_Gate  
_____Port(A,B: in std_logic;  
_____Y: out std_logic  
_____);  
_____End component;
```

Begin

\_\_\_\_\_U1: And\_gate port map(A,B,P);-----non-named association.

-----Port map(A A, B B, P Y);-----named association.


\_\_\_\_\_U2:XOR\_gate port map(C, D, Q);

\_\_\_\_\_U3:Or\_gate port map (P,Q, Y);


End arch\_logic\_sysytem1;

LogicSystem1 is set as TOP MODULE and syntax check is done until SYNTHESIS is successful. Then we add a new source TbLogicSystem1. LogicSystem1 is our UUT. Test bench is associated with UUT and ModelSim is carried out. Check if you get the correct output for a given input. Once validated we can send the mask diagrams to the Foundry.

Implementation of Combinatorial Logic System2.



**Figure 4. Gate Description of Combinatorial Logic System2.**



**Figure 5. Interface Description of Combinatorial Logic\_System2.**

Library IEEE

Use ieee.std\_logic\_1164.all;

Use ieee.std\_logic\_arith.all;

Use ieee.std\_logic\_unsigned.all;

Entity logic\_system2 is

Port(A: in std\_logic;

      \_\_\_\_B: in std\_logic;

      \_\_\_\_C: in std\_logic;

      \_\_\_\_D: in std\_logic;

      \_\_\_\_E: in std\_logic;

      \_\_\_\_F: in std\_logic;

      \_\_\_\_G: in std\_logic;

      \_\_\_\_Y:out std\_logic);

Architecture Arch\_logic\_system2 of logic\_system2 is

\_\_\_\_ Signal P: std\_logic;

\_\_\_\_ Signal Q: std\_logic;

\_\_\_\_ Signal R: std\_logic;

\_\_\_\_ Signal S: std\_logic;

\_\_\_\_ Component And\_gate is

\_\_\_\_\_ Port(A,B: in std\_logic;

\_\_\_\_\_ Y:out std\_logic);

\_\_\_\_\_ End component:

\_\_\_\_ Component Or\_gate is

\_\_\_\_\_ Port(A,B: in std\_logic;

\_\_\_\_\_ Y: out std\_logic);

\_\_\_\_\_ End component;

\_\_\_\_ Component NAND\_gate is

\_\_\_\_\_ Port(A, B, C:in std\_logic;

\_\_\_\_\_ Y: out std\_logic);

\_\_\_\_\_ End component;

\_\_\_\_ Component NOT\_gate is

\_\_\_\_\_ Port(A, B:in std\_logic;

\_\_\_\_\_ Y: out std\_logic);

```

_____  
End component;  

_____  
Component XNOR_gate is  

_____  
Port(A, B, C:in std_logic;  

_____  
_____  
Y: out std_logic);  

_____  
End component;  

_____  
Begin  

_____  
U1: And_gate port map(A,B,P);  

_____  
U2: Nand_gate port map (C,D,E,Q);  

_____  
U3: XNOR_gate port map (F, G, R);  

_____  
U4:NAND_gate port map (P, Q, S);  


_____  
U5: OR_gate port map (S, R, Y);  

_____  
End arch_logic_system2;

```

For functional validation, the interconnected components will have to be defined, their behavioral architecture will have to be defined

VHDL codes for AND gate.



**Figure 6. Interface Description of AND gate**

*Behavioral Architecture of AND gate using ‘When’ – ‘Else’*

Library IEEE

Use ieee.std\_logic\_1164.all;

Use ieee.std\_logic\_arith.all;

Use ieee.std\_logic\_unsigned.all;

Entity AND\_gate2 is

```
____ Port (A: in std_logic;  
____ B: in std_logic;  
____ Y: out std_logic);
```

End AND\_gate2;

Architecture arch\_AND\_gate2 of AND\_gate2 is

Begin

Y<= '1' when A= '1' and B= '1' else '0';

End arch\_AND-gate2;

*Behavioral Architecture of AND gate using ‘If’- ‘Then’ – ‘Else’*

Library IEEE

Use ieee.std\_logic\_1164.all;

Use ieee.std\_logic\_arith.all;

Use ieee.std\_logic\_unsigned.all;

Entity AND\_gate3 is

```
____ Port (A: in std_logic;
```

---

B: in std\_logic;

\_\_\_\_\_ Y: out std\_logic);

End AND\_gate3;

Architecture arch\_AND\_gate of AND\_gate3 is

Begin

Process (A, B)

begin

\_\_\_\_\_if A = '1' and B = '1' then Y<= '1';


\_\_\_\_\_else Y <= '0';

\_\_\_\_\_ end if;

End process;

End arch\_AND\_gate;

## *Behavioral Architecture of OR gate using ‘When’ – ‘Else’*



**Figure 7. Interface Description of OR Gate.**

Library IEEE

Use ieee.std\_logic\_1164.all;

Use ieee.std\_logic\_arith.all;

Use ieee.std\_logic\_unsigned.all;

Entity OR\_gate is

```
____Port (A: in std_logic;  
____B: in std_logic;  
____Y: out std_logic);
```

End OR\_gate;


Architecture behavioral of OR\_gate is

Begin

```
____Y<= '0' when A= '0' and B= '0' else '1';
```

End behavioral;

*Behavioral Architecture of XNOR gate using 'If'- 'Then' – 'Else'*



**Figure 8. Interface Description of XNOR gate.**

Library IEEE

Use ieee.std\_logic\_1164.all;

Use ieee.std\_logic\_arith.all;

Use ieee.std\_logic\_unsigned.all;

Entity XNOR\_gate is

```
____Port (A: in std_logic;  
____B: in std_logic;  
____Y: out std_logic);
```

End XNOR\_gate;

Architecture behavioral of XNOR\_gate is

Begin

```
____Process(A, B)
```

```
____Begin
```

```
____If A = B then Y<= '1';
```


```
____else Y<= '0';-----Equality gate or even parity gate
```

```
____end if;
```

```
____end process;
```

End behavioral;

*Behavioral Architecture of XOR gate using ‘When’ – ‘Else’*



**Figure 9. Interface description of XOR gate.**

Library IEEE

Use ieee.std\_logic\_1164.all;

Use ieee.std\_logic\_arith.all;

Use ieee.std\_logic\_unsigned.all;

Entity XOR\_gate is


```
____Port (A: in std_logic;  
____        B: in std_logic;  
____        Y: out std_logic);
```

End XOR\_gate;

Architecture behavioral of XOR\_gate is

```
____Begin  
____Y<= '0' when A= B else '1';-----odd parity gate  
End behavioral;
```

*Behavioral Architecture of NAND gate using ‘If’ – ‘Then’- ‘Else’*



**Figure 10. Interface Description of NAND gate.**

Library IEEE

Use ieee.std\_logic\_1164.all;

Use ieee.std\_logic\_arith.all;

Use ieee.std\_logic\_unsigned.all;

Entity NAND\_gate is

```
____Port (A: in std_logic;  
____B: in std_logic;  
____C:in std_logic;  
____Y: out std_logic);
```

End NAND\_gate;

Architecture behavioral of NAND\_gate is

Begin

```
____Process(A,B)  
____Begin  
____if A = '1' and B = '1' then Y<= '0';  
____else Y <= '1';  
____end if;  
____end process;
```

End behavioral;

DSD\_Chapter 4\_VHDL application to sequential logic synthesis  
DSD\_Chapter 4\_Section2 describes the codes for sequential systems and the method for validating the codes by building Testbenches and given Time Input patterns and checking the output patterns.

DSD\_Chapter 4\_ Section 2\_VHDL implementation of Sequential Systems.

How to use ISE for writing the codes and checking for syntax errors?

Click ISE. Project Navigator opens. Tip of the Day will come. OK it.

Create a new project after clicking FILE.

New Project Wizard will open.

Give Project Name.....ANDGate1-----You can use underscore but hyphen cannot be used.

Give Project Location..... C:\BKS\_Project\ANDGate1

Project name: ANDGate1

Top Level Source Type- HDL

Other options are: Schematic,EDIF,NGC/NGO – these are higher level tools.

Product Category: All (for CPLD & FPGA).

Other options are General Purpose, Automotive, Military, Hi-reliability, Radiation Hardened.

Family SPARTAN2 (FPGA)

Other options are QPro Virtex Hi-Rel, QPro Virtex4Hi-Rel,Q-Pro Virtex4 Rad Tolerant, QPro VirtexE Military, Spartan3A DSP.

Device : XC2S15\_\_\_\_\_Xilinx component, Spartan2,15k gate count.

Other options are XC2S30,XC2S50,XC2S100,XC2S150.

Package: TQ144\_\_\_\_\_no of pins 144.

Other options are CS144, VQ100.

Speed: -6

Other options are -5, -5Q

Top Level Source Type: HDL.

Synthesis Tool XST(VHDL/Verilog)

Simulator: ModelSim – XE VHDL.

Other options of Simulator are ModelSim XE Verilog, NC Sim VHDL, NC Sim Verilog, NC Sim Mixed, VCS MX VHDL, VCS MX Verilog, VCS MX Mixed, VCS MXi Verilog.

At the bottom three messages displayed:

Enable Enhanced Design Summary

Enable Message Filtering

Display Incremental Message

This implies that Enable Enhanced Design Summary is enabled and Enable Message Filtering+ Display Incremental Message are disabled.

Click **NEXT**.

New page opens. New Project Wizard-----create new sources.

Click **New Source**

Following options will come \_\_\_\_\_ IPSchematic, State Diagram, Test Bench Waveform, User Document, Verilog Module, Verilog Test Fixture, VHDL

Module, VHDL Package, VHDL Test Bench.

Creating a new source and adding to the Project is optional. Existing source can be added on the next page.

Click **NEXT**.

Add existing source if any.

Click **NEXT**.

New Page opens called PROJECT SUMMARY

Project Name: ANDGate1-----this can contain underscore but not hyphen. -----  
-----If we include hyphen the NEW SOURCE can -----  
-----never be set as TOP MODULE.

Project Path C:\documents and settings\BKS\MyDocuments\ANDGate1

Top Level Source\_\_\_\_\_HDL

DEVICE

Device Family\_\_\_\_\_Spartan2

Device\_\_\_\_\_XC2S15

Package\_\_\_\_\_TQ144

Speed\_\_\_\_\_ -6

Synthesis Tool\_\_\_\_\_XST

Simulator\_\_\_\_\_ModelSim XE VHDL

Preferred Language\_\_\_\_\_VHDL.

Enable Enhanced Design Summary

Enable Message Filtering

Display Incremental Message

Finish.

ANDGate1

#xc2s15-6tq144  Right Click and add new source.

File Name \_\_\_\_\_ ANDGate1

Select \_\_\_\_\_ VHDL Module

Once VHDL Module is selected **NEXT** is highlighted

Click \_\_\_\_\_ **NEXT**

Define Module

Entity Name \_\_\_\_\_ ANDGate1

Architecture Name \_\_\_\_\_ Behavioral

Port Name \_\_\_\_\_ Direction

A \_\_\_\_\_ in

B \_\_\_\_\_ in

Y \_\_\_\_\_ out

Click \_\_\_\_\_ **NEXT**

New Page comes named New Source Wizard-Summary

Project Navigator will create a new skeleton source with the following specifications:

Add to Project: Yes

Source Directory: C:\Documents and Settings\BKS\MyDocument

Documents: C:\Documents and Settings\BKS\MyDocument\ANDGate1

Source Type: VHDL Module

Source Name: ANDGate1.vhd

Entity Name: ANDGate1

Architecture name: Behavioral

Port Definition

A \_\_\_\_\_ Pin \_\_\_\_\_ in

B \_\_\_\_\_ Pin \_\_\_\_\_ in

Y \_\_\_\_\_ Pin \_\_\_\_\_ in

Click \_\_\_\_\_ **FINISH**

-----   ANDGate1.Behavioral

This is right clicked---Set as Top Module---Click

ANDGate1 Behavioral will be selected as Top Module.Upper  will appear green.

On the right Note Pad and initial part of VHDL Program will appear.

Following will be the Hardware Description of the Entity ANDGate1

Library IEEE

Use ieee.std\_logic\_1164.all;

Use ieee.std\_logic\_arith.all;

Use ieee.std\_logic\_unsigned.all;

Entity ANDGate1 is

```
____Port(A:in std_logic;  
____B:in std_logic;  
____Y:out std_logic);
```

End ANDGate1;

Architecture Behavioral of ANDGate1 is

Begin

```
Y<='1' when A= '1' and B= '1' else '0';
```

End behavioral;

Once the codes are written we will carry out the syntax check.

Click the icon  ANDGate1.Behavioral

In the bottom half, following messages will appear :

Synthesize-XST

Implement Design

Generate Programming File

Configure Target Device

Save the note pad program and click Synthesize-XST

If RED appears, synthesis has failed.

We correct the program, save it and repeat syntax check until we get the message

Process “Synthesis” completed successfully.

Click the PLUS sign on the left side of Synthesize-XST

+ Synthesize-XST

\_\_\_\_\_ # View Synthesis Report

\_\_\_\_\_  View RTL Schematic

\_\_\_\_\_  View Technology Schematic

If we click # View Synthesis Report we get the following:

1. Synthesis Options Summary.
2. HDL Compilation.
3. Design Hierarchy Analysis.
4. HDL Analysis.
5. HDL Synthesis.
6. Advanced HDL Synthesis.
7. Low Level Synthesis.
8. Partition Report.
9. Final Report:

1. Device Utilization Summary.
2. Partition Report Summary.
3. Timing Report.

If we click  View RTL (Register Transfer Level) Schematic, we get to see the interface connections of the Entity Block.

If we click  View Technology Schematic, we get to see the internal architecture of the entity.

Now we can carry out the FUNCTIONAL VALIDATION of the given source by writing its TEST BENCH.

Right Click xc2s-6tq144 and add a new source

**TbANDGate1** is written in the File Name of Select Source Type.

Select VHDL Module.

**NEXT** will be highlighted.

Click \_\_\_\_\_ **NEXT**

Define the ports

Click \_\_\_\_\_ **FINISH**

\_\_\_\_\_ □ □ **TbANDGate1-Behavioral** appears.

Set as Top Module by right clicking.

\_\_\_\_\_ □ □ **TbANDGate1-Behavioral**

Upper rectangle becomes green.

On the right Note Pad opens with the initial part of VHDL.

Library IEEE

Use ieee.std\_logic\_1164.all;

Use ieee.std\_logic\_arith.all;

Use ieee.std\_logic\_unsigned.all;

Entity TbANDGate1 is

.

.

End TbANDGate1;

Architecture Behavioral of TbANDGate1 is

\_\_\_\_\_  
Signal a: std\_logic:= ‘0’;-----initialization

\_\_\_\_ Signal b:std\_logic:= ‘0’;-----initialization

\_\_\_\_ Signal y:std\_logic;

Component ANDGate1 is

\_\_\_\_ Port(a,b: in std\_logic

\_\_\_\_ y:out std\_logic);

End component;

Begin U1: ANDGate1 port map (a,b,y);

\_\_\_\_ a<= ‘1’ after 40 ns;

\_\_\_\_ b<= ‘1’ after 20 ns;

\_\_\_\_ b<= ‘0’ after 40 ns;

\_\_\_\_ b<= ‘1’ after 60 ns;

\_\_\_\_ b<= ‘0’ after 80 ns;

End Behavioral;

Once Syntax Check is completed change Implementation to Behavioral Simulation.


This is found in upper left hand box.

Click TbANDGate1-Behavioral

ModelSim appears.

Click on ModelSim Icon.

ModelSim runs and input and output time patterns appear validating the AND Logic Operation in this case.



**Figure 10. Input Time Patterns and Output Response.**

By changing the input time pattern, we can obtain corresponding changes in output pattern. This is the complete functional validation of our synthesis.

Programs of test bench.

Any design module can be tested by making its Test Bench.


Time Scale can be written only in Test Bench programme.

Clock is  $\text{CLK} \Leftarrow \text{NOT CLK}$  after 20 ns

This creates a clock of period 40 ns.

All programs functionality has to be tested using MODELSIM.

Design of Flip-Flops



**Figure 11. Interface Description of D-Flip Flop.**

Library IEEE

Use ieee.std\_logic\_1164.all;

Use ieee.std\_logic\_arith.all;

Use ieee.std\_logic\_unsigned.all;

Entity D\_FF1 is

Port( Din : in std\_logic;

      \_\_\_\_ CLK: in std\_logic;

      \_\_\_\_ Y: out std\_logic);

End D\_FF1;

Architectural behavioral of D\_FF1 is

      \_\_\_\_ Begin

              \_\_\_\_ Process(CLK, Din)

              \_\_\_\_ Begin

                      \_\_\_\_ If (CLK = '1' and CLK' event) ----- This  
is ----- leading edge triggered or -----

-----positive edge triggered FF.

Then

Y<= Din;


End if;

End process;

End behavioral;

It can be lagging edge triggered or negative edge triggered.

D\_FF can have a asynchronous RESET or CLEAR.



**Figure 12. Interface Description of D Flip-Flop with asynchronous CLEAR or RESET Input.**

Asynchronous I/P when enabled dominates over clocked I/P.

Entity D\_FF2 is

Port( Din : in std\_logic;

      CLK: in std\_logic;

\_\_\_\_CLEAR: in std\_logic;

\_\_\_\_Y: out std\_logic);

End D\_FF2;

Architectural behavioral of D\_FF2 is

\_\_\_\_Begin

\_\_\_\_\_Process(CLK, Din, CLEAR)

\_\_\_\_\_Begin

\_\_\_\_\_If (CLEAR = '1')

\_\_\_\_\_Then

\_\_\_\_\_Y<= '0';

\_\_\_\_\_elsif (CLK = '1' and CLK' event)

\_\_\_\_\_Then

\_\_\_\_\_Y<= Din;

\_\_\_\_\_End if;

\_\_\_\_\_End process;

End behavioral;

A third way of describing D\_FF

Entity D\_FF3 is

Port( Din : in std\_logic;

\_\_\_\_CLK: in std\_logic;

\_\_\_\_\_CLEAR: in std\_logic;

\_\_\_\_\_Z: out std\_logic;

\_\_\_\_\_Y: inout std\_logic);

End D\_FF3;

Architectural behavioral of D\_FF3 is

\_\_\_\_\_Begin

\_\_\_\_\_Process(CLK, Din, CLEAR, Y)

\_\_\_\_\_Begin

\_\_\_\_\_If (CLEAR = '1')

\_\_\_\_\_Then

\_\_\_\_\_Y<= '0';

\_\_\_\_\_elsif (CLK = '1' and CLK' event)

\_\_\_\_\_Then

\_\_\_\_\_Y<= Din;

\_\_\_\_\_Else z <= y;

\_\_\_\_\_End if;

\_\_\_\_\_End process;

End behavioral;

DESIGN OF MULTIPLEXER.

Caution: No HYPHEN is allowed in the NAMES of the entity. Only UNDERSCORE can be used. HYPHEN doesnot allow the ENTITY to be

chosen as Top of Module.

Hardware Description of mux4\_1\_A

Library IEEE

Use ieee.std\_logic\_1164.all;

Use ieee.std\_logic\_arith.all;

Use ieee.std\_logic\_unsigned.all;

Entity mux4\_1\_A is

\_\_\_\_Port(s: in std\_logic\_vector(1 downto 0);----- s stands for select. Select  
is 2 bit binary code -----  
and can be 00,01,10,11. Therefore it is -----  
-----defined as a std\_logic\_vector.

\_\_\_\_d: in std\_logic\_vector(3 downto 0);-----d stands for data  
lines. There are 4 data lines -----  
-----carrying 4 data streams. One of the 4 data -----  
-----streams gets connected to OUTPUT -----  
-----depending on select code.

\_\_\_\_y: out std\_logic);

end mux4\_1\_A;

architecture behavioral of mux4\_1\_A is

begin

\_\_\_\_y<= d(0) when s = “00” else

\_\_\_\_d(1) when s= “01” else

\_\_\_\_d(2) when s= “10” else

\_\_\_\_\_d(3);-----when s="00" first data stream gets connected to output, when "01"


-----second data stream when "10" third data stream and when "11"

-----fourth data stream gets connected to OUTPUT.

end behavioral;

Design of Decoder

### **RTL Schematic of the synthesized system**



**Figure 13. mux4\_1\_A Interface Description.**

Design of Decoder

Entity decoder\_2to4\_version1

---

Port (s: in std\_logic\_vector (1 downto 0);

---

d:out std\_logic\_vector (3 downto 0));

end decoder \_2to4\_version1;

architecture behavioral of decoder\_2to4\_version1 is

\_\_\_\_\_begin

```
process(s)
begin
    case s is
        when "00" =>
            d<= "0001";
        case s is
            when "01" =>
                d<= "0010";
            case s is
                when "10" =>
                    d<= "0100";
                case s is
                    when "11" =>
                        d<= "1000";
                    when others => null;
                end case;
            end process;
    end behavioral;
```




Figure 14. Decoder 2 to 1.

Table 1. 2-bit binary word being decoded in decimal value.

S1	S0		D3	D2	D1	D0	Dec
0	0		0	0	0	1	0
0	1		0	0	1	0	1
1	0		0	1	0	0	2
1	1		1	0	0	0	3

Design of concurrent MUX.

Concurrent Systems are much faster than sequential Systems. Concurrent Systems are like

“Look Ahead” systems. In Look Ahead Adders ‘carry out’ bit is being simultaneously

generated for all bits. Hence LSB , intermediate bits and MSB are simultaneously being added

or concurrently being added. Hence Addition Result is available after ‘one gate delay’ only.

Whereas in sequential Adders, carry-out bit is first generated for LSB and then it is inputted to

next significant bit. Thus the final result comes after ‘n gate delays’ if n bits are being added.

Library IEEE

Use ieee.std\_logic\_1164.all;

Use ieee.std\_logic\_arith.all;

Use ieee.std\_logic\_unsigned.all;

Entity mux4-1concurrent is

\_\_\_\_Port(s: in std\_logic\_vector(1 downto 0);

\_\_\_\_d: in std\_logic\_vector(3 downto 0);

\_\_\_\_y: out std\_logic);

end mux4-1concurrent;

architecture behavioral of mux4-1concurrent is

begin

process(d,s)

begin

\_\_\_\_case s is

```
____when "00" =>
____y<= d(0);
____when "01" =>
____y<= d(1);
____when "10" =>
____y<= d(2);
____when "11" =>
____y<= d(3);
____when others => null;
____end case;
____end process;
end behavioral;
```

The design of Sequential MUX.

Library IEEE

Use ieee.std\_logic\_1164.all;

Use ieee.std\_logic\_arith.all;

Use ieee.std\_logic\_unsigned.all;

Entity mux4-1sequential is

Port(s: in std\_logic\_vector(1 downto 0);

\_\_\_\_d: in std\_logic\_vector(3 downto 0);

```
____y: out std_logic);
```

```
end mux4-1sequential;
```

architecture behavioral of mux4-1sequential is

```
begin
```

```
process(d,s)
```

```
____begin
```

```
_____if (s = "00")
```

```
_____then y <= d(0);
```

```
_____elsif (s = "01")
```

```
_____then y <= d(1);
```

```
_____elsif (s = "10")
```

```
_____then y <= d(2);
```

```
_____else y <= d(3);
```

```
____end if;
```

```
end process;
```

```
end behavioral;
```


if-then is sequential statement;

if-then is used for generating Flip-Flop.

Case Statement is concurrent hence less gate delay.

If-then but not else is used to generate latch.

State Machine design there are case statements and within case there are sequential statements.



**2:1 MUX implementation through structural approach.**

Figure 15. Structural implementation of 2:1 MUX.

We can take STRUCTURAL APPROACH, BEHAVIORAL APPROACH and DATAFLOW APPROACH.

Structural approach for implementing 2:1 MUX.

Library IEEE

Use ieee.std\_logic\_1164.all;

Use ieee.std\_logic\_arith.all;

Use ieee.std\_logic\_unsigned.all;

Entity 2:1MUX is

Port (D1: in std\_logic;

\_\_\_\_D2: in std\_logic;

\_\_\_\_S: in std\_logic;

\_\_\_\_ Y: out std\_logic);

End 2:1MUX;

Architecture arch\_2:1MUX of 2:1MUX is

\_\_\_\_ Signal T: std\_logic;

\_\_\_\_ Signal Q: std\_logic;

\_\_\_\_ Signal R: std\_logic;

Component inverter is

\_\_\_\_ Port (A: in std\_logic;

\_\_\_\_ Y: out std\_logic);

End component;

Component and\_gate is

Port (A,B: in std\_logic;

\_\_\_\_ Y: out std\_logic);

End component;

Component Or\_gate is

Port(A,B : in std\_logic;

\_\_\_\_ Y : out std\_logic);

End component;

U1: inverter port map (S, T);

U2: and\_gate port map (T,D1, Q);

U3:and\_gate port map (S,D2,R);

U4: or\_gate port map (Q,R, Y);

End arch\_2:1MUX;

Behavioral description of 2:1MUX.

Library IEEE

Use ieee.std\_logic\_1164.all;

Use ieee.std\_logic\_arith.all;

Use ieee.std\_logic\_unsigned.all;

Entity 2:1MUX is

Port (D1: in std\_logic;

      D2: in std\_logic;

      S: in std\_logic;

      Y: out std\_logic);

End 2:1MUX;

Architecture Behavioral of 2:1MUX is

Begin

Process (D1, D2, S)

Begin

      If (S = '0') then y<= D1;

      Else

\_\_\_\_ Y<= D2;

\_\_\_\_ End if;

End process;

End Behavioral;

As we see Structural Hardware Description is lengthier than Behavioral Hardware Description.

XC95..... series is CPLD.

XC-----3001-FPGA

4000-FPGA

Build 8:1MUX using 2:1MUX.




Figure 16. Building 8:1 MUX using 2:1 MUX.

The structural approach will have to utilize the above architecture which will be lengthy hence

we will not adopt this method of implementing 8:1MUX. The structural approach is too lengthy. We will go for Behavioral approach.

DSD\_Chapter 4\_VHDL application to Sequential Circuit Synthesis\_Part2  
In Chapter 4\_Sequential Circuit\_Part2 we give the synthesis of Counters and Multiplexers along with their MODELSIM simulations output.

### **Threebit\_updowncounter**

```
library IEEE;  
  
use IEEE.STD_LOGIC_1164.ALL;  
  
use IEEE.STD_LOGIC_ARITH.ALL;  
  
use IEEE.STD_LOGIC_UNSIGNED.ALL;  
  
---- Uncomment the following library declaration if instantiating  
---- any Xilinx primitives in this code.  
  
--library UNISIM;  
  
--use UNISIM.VComponents.all;  
  
entity threebit_updowncounter is  
  
    Port ( clk : in STD_LOGIC;  
           reset : in STD_LOGIC;  
           count_en : in STD_LOGIC;  
           up : in STD_LOGIC;  
           sum : out STD_LOGIC_VECTOR(2 downto 0);  
           cout : out STD_LOGIC);  
  
end threebit_updowncounter;  
  
architecture Behavioral of threebit_updowncounter is
```

```
signal count:std_logic_vector(2 downto 0);

begin

    process(clk,reset)
    begin
        if reset = '0' then
            count<=(others=>'0');

        elsif clk'event and clk = '1' then
            if count_en = '1' then
                case up is
                    when '1' =>count<=count+1;
                    when others =>count<=count-1;
                end case;
            end if;
            end if;
        end process;

        sum<=count;

        cout<= '1' when count_en = '1' and
            ((up= '1' and count = 7) or (up= '0'and count= 0))
            else '0';

    end Behavioral;
```

```
Threebit_updowncounter_TEST_BENCH

LIBRARY ieee;
USE ieee.std_logic_1164.ALL;
USE ieee.std_logic_unsigned.all;
USE ieee.numeric_std.ALL;

ENTITY Tb_threebit_updowncounter IS
END Tb_threebit_updowncounter;

ARCHITECTURE behavior OF Tb_threebit_updowncounter IS
-- Component Declaration for the Unit Under Test (UUT)

COMPONENT threebit_updowncounter
PORT(
    __clk : IN std_logic;
    __reset : IN std_logic;
    __count_en : IN std_logic;
    __up : IN std_logic;
    __sum : OUT std_logic_vector(2 downto 0);
    __cout : OUT std_logic
);
END COMPONENT;

--Inputs
```

```
signal clk : std_logic := '0';
signal reset : std_logic := '0';
signal count_en : std_logic := '0';
signal up : std_logic := '0';
--Outputs
signal sum : std_logic_vector(2 downto 0);
signal cout : std_logic;
-- Clock period definitions
constant clk_period : time := 100 ns;
BEGIN
-- Instantiate the Unit Under Test (UUT)
uut: threebit_updowncounter PORT MAP (
    ____clk => clk,
    ____reset => reset,
    ____count_en => count_en,
    ____up => up,
    ____sum => sum,
    ____cout => cout
);
-- Clock process definitions
```

```
clk_process :process
begin
    clk <= '0';
    wait for clk_period/2;
    clk <= '1';
    wait for clk_period/2;
end process;

-- Stimulus process
stim_proc: process
begin
    -- hold reset state for 100 ns.
    wait for 100 ns;
    reset<= '1';
    wait for 50 ns;
    --insert stimulus here
    count_en<= '1';
    up<= '1';
    wait for 700 ns;
    up<= '0';
    wait for 700 ns;
```

```

count_en<= '0';

wait;

end process;

end;

```




Figure 1. Output of an Updown counter

1<sup>st</sup> line \_\_\_\_\_ clk

2<sup>nd</sup> line \_\_\_\_\_ reset

3<sup>rd</sup> line \_\_\_\_\_ count\_en

4<sup>th</sup> line \_\_\_\_\_ up

5<sup>th</sup> line \_\_\_\_\_ sum

6<sup>th</sup> line \_\_\_\_\_ [2] \_\_\_\_\_ Q<sub>C</sub>

7<sup>th</sup> line \_\_\_\_\_ [1] \_\_\_\_\_ Q<sub>B</sub>

8<sup>th</sup> line \_\_\_\_\_ [0] \_\_\_\_\_ Q<sub>A</sub>

A time span of 1700ns is being covered. Time period of the clock is 100 ns.

For 700 ns it is counting up and next 700 ns it is counting down.

Threebit\_Counter

```
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.STD_LOGIC_ARITH.ALL;
use IEEE.STD_LOGIC_UNSIGNED.ALL;
---- Uncomment the following library declaration if instantiating
---- any Xilinx primitives in this code.
--library UNISIM;
--use UNISIM.VComponents.all;
entity threebitcounter is
    Port ( clk : in STD_LOGIC;
           reset : in STD_LOGIC;
           count_en : in STD_LOGIC;
           sum : out STD_LOGIC_VECTOR(2 downto 0);
           cout : out STD_LOGIC);
end threebitcounter;
architecture Behavioral of threebitcounter is
signal count:std_logic_vector(2 downto 0);
begin
    process(clk,reset)
        begin
```

```
____if reset = '0' then
____count<=(others=> '0');

____elsif clk'event and clk = '1' then
____if count_en = '1' then
____count<= count+1;
____end if;
____end if;
____end process;

____sum<=count;

____cout<= '1' when count=7 and count_en= '1' else '0';
end Behavioral;

Threebit_counter_TEST_BENCH
LIBRARY ieee;
USE ieee.std_logic_1164.ALL;
USE ieee.std_logic_unsigned.all;
USE ieee.numeric_std.ALL;
ENTITY Tb_threebitcounter2 IS
END Tb_threebitcounter2;
ARCHITECTURE behavior OF Tb_threebitcounter2 IS
-- Component Declaration for the Unit Under Test (UUT)
```

```
COMPONENT threebitcounter
PORT(
    __clk : IN std_logic;
    __reset : IN std_logic;
    __count_en : IN std_logic;
    __sum : OUT std_logic_vector(2 downto 0);
    __cout : OUT std_logic
);
END COMPONENT;

--Inputs
signal clk : std_logic := '0';
signal reset : std_logic := '0';
signal count_en : std_logic := '0';

--Outputs
signal sum : std_logic_vector(2 downto 0);
signal cout : std_logic;

-- Clock period definitions
constant clk_period : time := 100 ns;

BEGIN
    -- Instantiate the Unit Under Test (UUT)
```

```
uut: threebitcounter PORT MAP (
```

```
    ____clk => clk,  
    ____reset => reset,  
    ____count_en => count_en,  
    ____sum => sum,  
    ____cout => cout  
);
```

```
-- Clock process definitions
```

```
clk_process :process
```

```
begin
```

```
    _____clk <= '0';  
    _____wait for clk_period/2;  
    _____clk <= '1';  
    _____wait for clk_period/2;
```

```
end process;
```

```
-- Stimulus process
```

```
stim_proc: process
```

```
begin
```

```
-- hold reset state for 100 ns.
```

```
wait for 100 ns;
```

```

        reset<= '1';
_____
        wait for 100 ns;
_____
        count_en<= '1';
_____
        wait for 700 ns;
_____
        count_en<= '0';
_____
wait;
end process;

```

END;




Figure 2. Output of 3bitUPCounter

First line \_\_\_\_\_ Clock

Second Line \_\_\_\_\_ Reset

Third Line \_\_\_\_\_ Count\_en

Fourth Line \_\_\_\_\_ SUM

\_\_\_\_\_ Most Significant Bit \_\_\_\_ (2)

\_\_\_\_\_ Less Significant Bit \_\_\_\_ (1)

\_\_\_\_\_ Least Significant Bit \_\_\_\_ (0)

Eighth Line \_\_\_\_\_ Cout.

Second Version of 3\_bit\_counter

entity threebitcounter\_two is

```
    Port ( clk : in STD_LOGIC;
           reset : in STD_LOGIC;
           count_en : in STD_LOGIC;
           sum : out STD_LOGIC_VECTOR(2 downto 0);
           cout : out STD_LOGIC);
```

end threebitcounter\_two;

architecture Behavioral of threebitcounter\_two is

signal count:std\_logic\_vector(2 downto 0);

begin

```
    process(clk,reset)
```

```
        begin
```

```
            if reset= '0' then
```

```
                count<=(others=> '0');
```

----count is null

```
            elsif clk'event and clk = '1' then
```

```
                if count_en = '1' then
```

```
                    if count/= 7 then
```

```
        count<=count+1;  
    else  
        count<=(others=> '0');  
    end if;  
    end if;  
    end if;  
end process;  
sum<=count;  
cout<= '1' when count=7 and count_en= '1'  
else '0';  
end Behavioral;  
  
Threebit_counter_TEST_BENCH  
  
LIBRARY ieee;  
USE ieee.std_logic_1164.ALL;  
USE ieee.std_logic_unsigned.all;  
USE ieee.numeric_std.ALL;  
  
ENTITY Tb_threabitcounter_two IS  
END Tb_threabitcounter_two;  
  
ARCHITECTURE behavior OF Tb_threabitcounter_two IS  
-- Component Declaration for the Unit Under Test (UUT)
```

```
COMPONENT threebitcounter_two
PORT(
    __clk : IN std_logic;
    __reset : IN std_logic;
    __count_en : IN std_logic;
    __sum : OUT std_logic_vector(2 downto 0);
    __cout : OUT std_logic
);
END COMPONENT;

--Inputs
signal clk : std_logic := '0';
signal reset : std_logic := '0';
signal count_en : std_logic := '0';

--Outputs
signal sum : std_logic_vector(2 downto 0);
signal cout : std_logic;

-- Clock period definitions
constant clk_period : time := 100 ns;

BEGIN
    -- Instantiate the Unit Under Test (UUT)
```

```
uut: threebitcounter_two PORT MAP (
    __clk => clk,
    __reset => reset,
    __count_en => count_en,
    __sum => sum,
    __cout => cout
);

-- Clock process definitions

clk_process :process
begin
    _____clk <= '0';
    _____wait for clk_period/2;
    _____clk <= '1';
    _____wait for clk_period/2;
end process;

-- Stimulus process

stim_proc: process
begin
    -- hold reset state for 100 ns.
    wait for 100 ns;
```

```

        reset<= '1';
        wait for 100 ns;
-- insert stimulus here

        count_en<= '1';
        wait for 1600 ns;

        count_en<= '0';

        wait;
end process;

```

END;




Figure 3. Upcounter being upcounted two time  
after resetting

First line \_\_\_\_\_ Clock

Second Line \_\_\_\_\_ Reset

Third Line \_\_\_\_\_ Count\_en

Fourth Line \_\_\_\_\_ SUM

\_\_\_\_\_  
Most Significant Bit\_\_\_\_(2)

\_\_\_\_\_  
Less Significant Bit\_\_\_\_(1)

\_\_\_\_\_  
Least Significant Bit\_\_\_\_(0)

Eighth Line \_\_\_\_\_ Cout

During count\_en <= '1' 1600 ns elapse hence counter counts up two times and resets two times. Two times counter reaches "111" and generates cout = '1'. It gets a chance to count the third time. Just then count\_en <= '0'. Hence we see only "000" and up count stops.

MULTIPLEXER 4\_1\_ hardware description:

```
library IEEE;
```

```
use IEEE.STD_LOGIC_1164.ALL;
```

```
use IEEE.STD_LOGIC_ARITH.ALL;
```

```
use IEEE.STD_LOGIC_UNSIGNED.ALL;
```

---- Uncomment the following library declaration if instantiating

---- any Xilinx primitives in this code.

```
--library UNISIM;
```

```
--use UNISIM.VComponents.all;
```

```
entity mux4_1 is
```

```
    Port ( s : in STD_LOGIC_VECTOR(1 downto 0);
```

```
          d : in STD_LOGIC_VECTOR(3 downto 0);
```

```
          y : out STD_LOGIC);
```

```
end mux4_1;
```

```
architecture Behavioral of mux4_1 is
```

```
begin
```

```
      _____y<= d(0) when s = "00" else
      _____d(1) when s = "01" else
      _____d(2) when s = "10" else
      _____d(3);
end Behavioral;

MUX2_1

library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.STD_LOGIC_ARITH.ALL;
use IEEE.STD_LOGIC_UNSIGNED.ALL;
---- Uncomment the following library declaration if instantiating
---- any Xilinx primitives in this code.

--library UNISIM;
--use UNISIM.VComponents.all;

entity mux2_1 is
Port ( d1 : in STD_LOGIC;
d2 : in STD_LOGIC;
s : in STD_LOGIC;
y : out STD_LOGIC);
end mux2_1;
```

```
architecture Behavioral of mux2_1 is
begin
process(d1,d2,s)
begin
if (s= '0')then y<=d1;
else
y<=d2;
end if;
end process;
end Behavioral;

LIBRARY ieee;
USE ieee.std_logic_1164.ALL;
USE ieee.std_logic_unsigned.all;
USE ieee.numeric_std.ALL;

ENTITY Tb_mux2_1 IS
END Tb_mux2_1;

ARCHITECTURE behavior OF Tb_mux2_1 IS
-- Component Declaration for the Unit Under Test (UUT)

COMPONENT mux2_1
PORT(
```

```
____d1 : IN std_logic;  
____d2 : IN std_logic;  
____s : IN std_logic;  
____y : OUT std_logic  
);
```

END COMPONENT;

--Inputs

```
signal d1 : std_logic := '0';  
signal d2 : std_logic := '0';  
signal s : std_logic := '0';
```

--Outputs

```
signal y : std_logic;
```

BEGIN

-- Instantiate the Unit Under Test (UUT)

```
uut: mux2_1 PORT MAP (
```

```
____d1 => d1,
```

```
____d2 => d2,
```

```
____s => s,
```

```
____y => y
```

```
);
```

```
-- No clocks detected in port list. Replace <clock> below with
-- appropriate port name
-- constant <clock>_period := 1ns;
--
-- <clock>_process :process
-- begin
-- <clock> <= '0';
-- wait for <clock>_period/2;
-- <clock> <= '1';
-- wait for <clock>_period/2;
-- end process;
--
-- Stimulus process
stim_proc: process
begin
-- hold reset state for 100ms.
wait for 100 ns;
--wait for <clock>_period*10;
-- insert stimulus here
_____  
d1<= '0';
```

\_\_\_\_\_d2<= '0';

\_\_\_\_\_s<= '0';

\_\_\_\_\_wait for 10 ns;

\_\_\_\_\_d1<= '1';

\_\_\_\_\_d2<= '0';

\_\_\_\_\_s<= '0';

\_\_\_\_\_wait for 10 ns;

\_\_\_\_\_d1<= '0';

\_\_\_\_\_d2<= '1';

\_\_\_\_\_s<= '0';

\_\_\_\_\_wait for 10 ns;

\_\_\_\_\_d1<= '1';

\_\_\_\_\_d2<= '1';

\_\_\_\_\_s<= '0';

\_\_\_\_\_wait for 10 ns;

\_\_\_\_\_d1<= '0';

\_\_\_\_\_d2<= '0';

\_\_\_\_\_s<= '0';

\_\_\_\_\_wait for 10 ns;

\_\_\_\_\_d1<= '1';

\_\_\_\_\_d2<= '0';

\_\_\_\_\_s<= '1';

\_\_\_\_\_wait for 10 ns;

\_\_\_\_\_d1<= '0';

\_\_\_\_\_d2<= '1';

\_\_\_\_\_s<= '1';

\_\_\_\_\_wait for 10 ns;

\_\_\_\_\_d1<= '1';

\_\_\_\_\_d2<= '1';

\_\_\_\_\_s<= '1';

\_\_\_\_\_wait for 10 ns;

\_\_\_\_\_d1<= '0';

\_\_\_\_\_d2<= '0';

\_\_\_\_\_s<= '1';

\_\_\_\_\_wait for 10 ns;

\_\_\_\_\_d1<= '1';

\_\_\_\_\_d2<= '0';

\_\_\_\_\_s<= '1';

\_\_\_\_\_wait for 10 ns;

\_\_\_\_\_d1<= '0';

```
d2<= '0';
```

```
s<= '0';
```

```
wait;
```

```
end process;
```




Figure 4. Output of MUX2\_1

The simulation is carried out for 230 ns.

First 100 ns,  $d1 = d2 = s = '0'$ . Hence output is ZERO.

In next 100 ns, select input is kept at '0' for 50 ns and for '1' for the remaining part of 100 ns.

When  $s = '0'$ ,  $y = d1$  which carries a periodic waveform of Period 20 ns. Hence for this 50 ns,  $y$  carries a periodic waveform of Period 20 ns.

When  $s = '1'$ ,  $y = d2$  which carries a periodic waveform of Period 40 ns. Hence for the remaining 50 ns,  $y$  carries a periodic waveform of Period 40 ns.

This is called Time Division Multiplexing (TDM) which is used in Digital Communication for passing million telephonic conversations on a single optical fiber.

For remaining 30 ns,  $d1 = d2 = s = '0'$ . Hence output is ZERO.

MUX2\_1version4

LIBRARY ieee;

```
USE ieee.std_logic_1164.ALL;
USE ieee.std_logic_unsigned.all;
USE ieee.numeric_std.ALL;

ENTITY Tb_mux2_1_version4 IS
END Tb_mux2_1_version4;

ARCHITECTURE behavior OF Tb_mux2_1_version4 IS
-- Component Declaration for the Unit Under Test (UUT)
COMPONENT mux2_1_version4
PORT(
    __s : IN std_logic;
    __d : IN std_logic_vector(1 downto 0);
    __y : OUT std_logic
);
END COMPONENT;

--Inputs
signal s : std_logic := '0';
signal d : std_logic_vector(1 downto 0) := (others => '0');

--Outputs
signal y : std_logic;

BEGIN
```

```
-- Instantiate the Unit Under Test (UUT)

uut: mux2_1_version4 PORT MAP (
    ____s => s,
    ____d => d,
    ____y => y
);

-- No clocks detected in port list. Replace <clock> below with
-- appropriate port name

-- constant <clock>_period := 1ns;

--
-- <clock>_process :process
-- begin
--     <clock> <= '0';
--     wait for <clock>_period/2;
--     <clock> <= '1';
--     wait for <clock>_period/2;
-- end process;

-- Stimulus process

stim_proc: process
begin
```

```
-- hold reset state for 100ms.  
  
wait for 100 ns;  
  
--wait for <clock>_period*10;  
  
-- insert stimulus here  
  
        d<= "00";  
  
        s<= '0';  
  
        wait for 10 ns;  
  
        d<="01";  
  
        s<= '0';  
  
        wait for 10 ns;  
  
        d<="10" ;  
  
        s<= '0';  
  
        wait for 10 ns;  
  
        d<="11";  
  
        s<= '0';  
  
        wait for 10 ns;  
  
        d<="00";  
  
        s<= '0';  
  
        wait for 10 ns;  
  
        d<="01";
```

```
         s<= '1';
         wait for 10 ns;
         d<="10";
         s<= '1';
         wait for 10 ns;
         d<="11";
         s<= '1';
         wait for 10 ns;
         d<="00";
         s<= '1';
         wait for 10 ns;
         d<="01" ;
         s<= '1';
         wait for 10 ns;
         d<= "00";
         s<= '0';
         wait;
end process;
END;
```




Figure 5. Output of MUX2\_1\_version2

The simulation is carried out for 225 ns.

First 100 ns,  $d = "00"$ ;  $s = '0'$ . Hence output is ZERO.

In next 100 ns, select input is kept at '0' for 50 ns and for '1' for the remaining part of 100 ns.

When  $s = '0'$ ,  $y = d(0)$  which carries a periodic waveform of Period 20 ns. Hence for this 50 ns,  $y$  carries a periodic waveform of Period 20 ns.

When  $s = '1'$ ,  $y = d(1)$  which carries a periodic waveform of Period 40 ns. Hence for the remaining 50 ns,  $y$  carries a periodic waveform of Period 40 ns.

This is called Time Division Multiplexing (TDM) which is used in Digital Communication for passing million telephonic conversations on a single optical fiber.

For remaining 25 ns,  $d = "00"$ ;  $s = '0'$ . Hence output is ZERO.

## MUX4\_1

LIBRARY ieee;

USE ieee.std\_logic\_1164.ALL;

USE ieee.std\_logic\_unsigned.All;

USE ieee.numeric\_std.ALL;

ENTITY Tb\_mux4\_1 IS

```
END Tb_mux4_1;

ARCHITECTURE behavior OF Tb_mux4_1 IS

-- Component Declaration for the Unit Under Test (UUT)

COMPONENT mux4_1

PORT(
    __s : IN std_logic_vector(1 downto 0);
    __d : IN std_logic_vector(3 downto 0);
    __y : OUT std_logic
    ____);
END COMPONENT;

--Inputs
signal s : std_logic_vector(1 downto 0) := (others => '0');
signal d : std_logic_vector(3 downto 0) := (others => '0');

--Outputs
signal y : std_logic;

BEGIN

-- Instantiate the Unit Under Test (UUT)

uut: mux4_1 PORT MAP (
    __s => s,
    __d => d,
```

```
____y => y  
____);  
-- No clocks detected in port list. Replace <clock> below with  
-- appropriate port name  
-- constant <clock>_period := 100 ns;  
--  
-- <clock>_process :process  
-- begin  
-- <clock> <= '0';  
-- wait for <clock>_period/2;  
-- <clock> <= '1';  
-- wait for <clock>_period/2;  
-- end process;  
-- Stimulus process  
stim_proc: process  
begin  
-- hold reset state for 100 ns.  
wait for 100 ns;  
-- insert stimulus here  
____d<= "0101";
```

```

        s<= "00";
        wait for 50 ns;

        s<= "01";
        wait for 50 ns;

        s<= "10";
        wait for 50 ns;

        s<= "11";
        wait for 50 ns;

        d<= "0000";

        s<= "00";
        wait;
end process;

END;

```




Figure 6. Output of MUX4\_1

```

Upper Trace is s: std_logic_vector(1 downto 0);
Next subtrace is s(1) which is '0' for 50ns, '1' for 100ns, '0'
for the remaining time;

```

\_\_\_\_\_ Next subtrace is s(0) which alternates between ‘0’ and ‘1’ for 200ns;

\_\_\_\_\_ Lower Trace is d: std\_logic\_vector(3 downto 0);

\_\_\_\_\_ This vector d is kept at “0101” for 200ns;

\_\_\_\_\_ Lowest Trace is y: y samples d(0) for 50ns, d(1) for 50ns, d(2) for 50ns and d(3) for last 50ns of the 200ns active time.

## Chapter 5\_DSD\_Moore and Mealy State Machines.

This chapter gives the central philosophy of State Machines. Moore and Mealy Machines are an effective way of overcoming von Neumann bottle neck which the conventional Personal Computer faces.

### Chapter 5\_DSD\_Moore and Mealy State Machines.

#### 5.1. Why do we construct State Machines ?

In 1942, Manhattan Project was launched by US Government in Los Alamos National Laboratory in absolute secrecy. J. Robert Oppenheimer, the renowned nuclear scientist from University of California Berkeley, was heading this Project. The aim of this Project was to develop the nuclear fission bomb more commonly known as Atom Bomb. [Two atom bombs named 'Little Boy' and 'Fat Man' were subsequently dropped on Hiroshima and Nagasaki, Japan, respectively on 6<sup>th</sup> August 1945 and this catastrophe forced Japan to surrender bringing an end to World War II ]

In course of this development huge amount of theoretical calculations were required for which Stored Program Digital Computers were required. The concept of stored program digital computer was first proposed by Allan Turing in 1936. Inspired by the lectures of Max Newman at the University of Cambridge on Mathematical Logic, Allan Turing wrote a paper on *On Computable Numbers, with an Application to the Entscheidungsproblem*, which was published in the *Proceedings of the London Mathematical Society*. This gave birth to Universal Turing Machine. Huge amount of Data Crunching requirement in Manhattan Project necessitated the development of Stored Program Computer called EDVAC(Electronic Discrete Variable Automatic Computer).

John von Neumann became involved with Manhattan Project for the sake of development of Stored Program Digital Computer. Von Neumann was a Hungarian American Mathematician who was considered to be the last of the great mathematicians and who subsequently won the title of Father of Modern Digital Computer. He submitted [First Draft of a Report on the EDVAC](#) dated 30 June 1945. This was inspired by Universal Turing Machine and this was known as von Neumann Architecture. Stored-program computers were an advancement over the program-controlled computers of the 1940s, such as the [Colossus](#) and the [ENIAC](#), which were programmed by setting switches and inserting patch leads to route data and to control signals between various functional units. ENIAC used to take 3 weeks to write a new program and get it run.




Figure 1. Schematic of von Neumann Architecture of Stored Program Digital Computer.

In Figure 1, the proposed architecture is shown. In this new architecture , Memory and CPU(ALU+Control Unit) are separated. Memory stores both data and instructions. This works

sequentialy. Through Data Buses the data is sent to and fro between the memory and CPU. CPU works much faster than the availability of data. This is because CPU processing speed is being scaled up with each new generation of technology but the rise in bus speed is not commensurate. Hence we face a limited throughput between memory and CPU as compared to the size of the memory. Because of the limited throughput CPU is continuously waiting for data after completing its number crunching. This considerably slows down the Instructions per second execution. This slowing down of computer is due to “von Neumann Bottleneck” and it can be removed by matching the bus speed with CPU processing speed. Several methods have been suggested to overcome this problem.

In the initial phase three standard methods were suggested to overcome von Neumann bottle neck:

- i. A cache memory between the main memory and CPU. This cache memory stores the current data and makes it readily available to CPU. For rapid exchange of Data between cache and CPU, cache is made of SRAM whereas the main memory is DRAM. SRAM is made of BJT and has a much faster access time as compared to that of DRAM which is made of CMOS.
- ii. Providing separate Caches and separate access paths for data and instructions. This is known as Harvard Architecture.
- iii. Using Branch predictor and logic.

Recently in contrast to sequential Architecture/von Neumann Architecture/Scalar Architecture, parallel architecture/vector architecture has been introduced to overcome the problem of von Neumann architecture.

The notable vector architectures are:

- a. Systolic Architecture.
- b. Data-flow Architecture.
- c. Pipeline Architecture.

This has eased the bottleneck but not eradicated the problem. Construction of ‘State Machines’ is a step in that direction. Here it may be mentioned in passing that all these architectures are based on ‘Algorithmic Programming’ which use ‘Boolean Logic’. This is in contrast to ‘Heuristic Programming’ which is based on ‘Rules of Thumb’ and which uses ‘Predicate Logic’. The Fifth Generation Computers more commonly known as Artificial Intelligence Machines are based on heuristic programming and use ‘LISP’ and ‘PROLOG’ programming languages. These have already come in the market and are being used as Knowledge Expert Systems in Health, Care and Delivery.

To appreciate the superiority of State Machines over the present Desk Top Computers we must look at the following VHDL example which can be run on both State Machine and CPU:

If  $a > 37$  and  $c < 7$  then

```
____State <= alarm;  
____Out_a <= '0';  
____Out_b <= '0';  
____Out_analog <= a+b;  
Else
```

\_\_\_\_State <= running;

End if;

This program defines two states: ‘ALARM’ state and ‘RUN’ state. When condition 1 namely ‘ $a > 37$ ’ and ‘ $c < 7$ ’ is fulfilled the machine is put in Alarm state and if condition 2 namely ‘ $a < 37$  and  $c > 7$ ’ is fulfilled then machine is put in Run state.

If this program is implemented on CPU, the program will be translated into 10 to 20 machine instructions taking more than 10 to 20 clock cycles time to execute the program. But if the same program is implemented in gates and flip-flops as it is done in State Machine then the whole program will be executed in one clock cycle. Hence State Machines implemented in logic gates and flip-flops is much more powerful than CPU.

## 5.2. State Machine Architecture.

The block diagram of a State Machine is given in Figure 2 below.





Figure 2. Block Diagram of State Machine.

As seen in Figure 2, Register has the code of a given state. This code is applied to the Logic Network. In accordance with the current state code, Logic Network responds. It takes some time to respond to the applied state code. Once Logic Network has settled to the new state as dictated by the state code applied to it, it defines and applies a new state code to the Register. At the next clock pulse this new code is written and stored in the register. This is called sampling. Register samples the new state code. In between the clock pulses, a new state code is applied to Logic Network. In this way through a series of clock pulses, Logic Machine moves through all the states defined by the program and accomplishes its tasks. This is achieved in a much shorter time. As can be seen in the state diagram, the logic machine should have settled to a stable state before a clock pulse is applied and before the new state code is sampled into the register. Thus a State Machine is a clocked sequential circuit and it goes through finite number of states hence it is called Finite State Machines (FSM).

## 5.3. Two kinds of State Machines: Mealy and Moore Machine.

There are two kinds of State Machines:


- i. Mealy Machine is a function of the current state code as well as the current inputs.
- ii. Moore Machine is a function of the current state code only.



**Figure 3. Mealy Type Machine**

Mealy Machine:

- In a Mealy Machine, the outputs are a function of the present state and the value of the current inputs as shown in Figure 3.
- Accordingly the outputs of a Mealy Machine can change asynchronously in response to any change in the inputs. The output need not change at a Clock Pulse.




**Figure 4. Moore Type Machine**

Moore Machine:

- In Moore Machine outputs depend only on the present state as shown in Figure 4.
- Combinational logic block 1 maps the inputs and the current state into the necessary flip-flop inputs. The flip-flops act as memory elements. The outputs of the memory elements are the present state code and impressed on the second combinational logic circuit.
- The second combinational logic circuit generates the outputs corresponding to the present state.
- The outputs change synchronously with the state transition triggered by the active clock edge applied to the memory elements.

5.3. Design and Construction of Finite State Machine by Mealy Design Approach and Moore Design Approach.

The customer wants a Motor Rotation Sensor. The sensor should indicate if the Motor is spinning in Anti-Clockwise (POSITIVE) or Clockwise (NEGATIVE) direction.




**Figure 5. Schematic Diagram of the Architecture of Rotation Sensing Machine.**

As can be seen from Figure 5 there are two Sensors 1 and 2 which are so spatially placed that they generate a square wave with 90 degree phase shift corresponding to P1 and P2. When both are '00' then Negative Rotation changes this to '01' and Positive Rotation changes this to '10'.

We will consider this problem later in this chapter.

#### 5.4. Comparison of Mealy and Moore Machines while designing '10' pattern detector.



**Figure 6. The state diagrams of Mealy and Moore Machines designed for detecting '10' pattern.**

*Problem 1 : Our customer has asked for ‘10’ Sequence Detector . This should give an output HIGH only when ‘10’ sequence is detected.*

We will design a FSM(Finite State Machine) which checks for ‘10’ pattern and when such a pattern is detected it gives an output HIGH otherwise output is maintained LOW.

We can take both Mealy Machine approach as well as Moore Machine approach.

First let us consider Mealy Machine State Diagram given on the left of Figure 6.

Mealy Machine State Diagram lists the input/associated\_output on the state transition arcs.

There are two distinct states: ‘initial’ state and ‘1’ state.

- When input is 0 , machine remains in ‘initial’ state.
- When input is 1 , output is LOW and machine makes a transition to state ‘1’.
- If input is again ‘1’, the pattern is ‘11’ and output remains LOW and machine continues in state ‘1’.
- But if instead of ‘1’ the second input is ‘0’ then we have obtained the desired pattern ‘10’. Hence output goes HIGH and machine is RESET therefore it reverts to ‘initial state’.

Let us consider Moore Machine State Diagram given on right hand side of Figure 6.

A Moore Machine produces an unique output for every state irrespective of inputs.

Accordingly the state diagram of the Moore Machine associates the output with its respective state in the form state-notation/output-value.


State transition arrows of Moore Machine are labeled with the input value that triggers the transition.

As seen in the state diagram Figure 6, there are three distinct states: ‘initial’ , ‘1’ and ‘11’.

- In the state ‘initial’ , output is LOW. If the first input is 0 , machine remains in ‘initial’ state.
- If the first input is 1 then this input triggers the transition to the second state ‘1’ and since the desired pattern is not achieved therefore output remains LOW but we have moved one step in the direction of desired detection.
- If the second input is 1, we remain in state ‘1’ and output remains LOW. We continue to remain in state ‘1’ because we can hope to detect ‘10’ pattern at the third input.
- But if second input is 0, we have hit the Jack Pot. Hence we move to the third state ‘10’ which corresponds to output HIGH.
- If the third input is 1, we revert to state ‘1’ because at fourth input = 0 we can again hit the Jack Pot.
- But if the third input is 0 at the fourth input we can never hit the Jack Pot hence we reset to ‘initial ’state.

*Problem 2 : My customer has asked for ‘111’ Sequence Detector . This should give an output HIGH only when ‘111’ sequence is detected.*

*Solution 2.1. Design of Mealy Machine as ‘111’sequence detector.*



**Mealy State Machine for '111' Sequence Detector**

**Figure 7. The state diagrams of Mealy Machine designed for detecting ‘111’ pattern.**

In Figure 7 we describe the state diagram of a Mealy Machine which will be a ‘111’ sequence detector.

This Finite State Machine has three distinct states: Initial State, Got-1 state and Got-11 state.

- Initial state should clearly be a reset state where input is 1 and output is 1.
- When first input is 0, machine remains in initial state with output LOW.
- When first input is 1, output remains LOW but FSM makes a transition to Got-1 state. The machine is one step nearer the Jackpot.
- When second input is 0, output remains LOW and machine reverts back to Initial State.
- When second input is 1, output remains LOW but now it is two steps nearer the Jackpot hence FSM makes a transition to Got-11 state.
- When third input is 0, output remains LOW and the FSM resets as there is no chance of hitting the Jackpot at the fourth input.
- But when third input is 1, the Jackpot is hit and output is HIGH but FSM remains at Got-11 state because at the fourth input , if 1, it can again hit the Jackpot.

In Figure 8, we do the circuit implementation of ‘111’ sequence detector.





Figure 8. Mealy State Machine for ‘111’ sequence detection Circuit Implementation.

The TIMING DIAGRAM for the circuit in Figure 8 is given in Figure 9.



Timing Diagram for Mealy Model ‘111’ Sequence Detector.

Figure 9. Timing Diagram for ‘111’ Sequence Detector.

Let us examine the operation of Mealy Machine as ‘111’ detector.

Initially A and B are in reset condition. Hence  $Q_a$  and  $Q_b$  are LOW and  $Q_a^*$  and  $Q_b^*$  (the complements) are HIGH. Initially  $X=0$ . So initial condition is defined as  $X=0, D_a=0, D_b=0, Q_a=0, Q_b=0$  and  $Z=0$ . This is ‘initial state AB=00’.

Next suppose  $X=1$ . This is second state ‘Got-1\_AB=01’.

As seen from Figure 9,  $D_b = X.Q_a^*.Q_b^*$  and  $D_a = X.Q_a + X.Q_b$ .

And  $Z = X.Q_a$

Hence first input HIGH makes Db HIGH but Da remains LOW. Therefore in second state we have AB=01 and Z=0.

Suppose the second input is also X = 1.

Now as soon as Clock appears, at the lagging edge of the Clock(since Clock has a bubble) Db=1 is entered into Db Flip Flop. Hence Qb =1 and Qb\* =0.

So Da = 1 and Db = 0.

At the next clock A\_FF is set and B\_FF is reset. Therefore Third state is ‘Got-11\_AB=10’. And if X continues to be HIGH then Z= 1.

Thus a string ‘111’ is detected and output is HIGH.

**Table 1. State Transition Table of Mealy Machine as ‘111’ string detector.**


State	X	Da	Db	Qa   N	Qa   N+1	Qb   N	Qb   N+1	Z   N
Initial	0	0	0	0	0	0	0	0
Got-1_AB=01	1	0	1	0	0	0	1	0
Got-11_AB=10	1	1	0	0	1	1	0	0
Got-11_AB=10	1	1	0	1	1	0	0	1

As can be seen in Figure 9 , X remains HIGH for some time when A\_FF is SET and B\_FF is RESET at the third Lagging Edge of the Clock. This gives a ‘FALSE HIGH’ known as ‘OUTPUT GLITCH’.

*Solution 2.2. Design of Moore Machine as ‘111’ sequence detector.*

**State Transition arrows of Moore Machine are labeled with the input value that triggers such transition.**

**State Diagram of Moore Machine associates the output with the state in the form state-notation/output-value.**



**Moore Machine State Diagram.**

Figure 10. Four distinct States of Moore Machine for detecting a string of ‘111’.

As seen in Figure 10 there are four distinct states:

- First is the initial state/output =0 when the system is in RESET condition.
- Second is ‘1’/0, when a string ‘1’ is detected and output is LOW.
- Third is ‘11’/0 when a string ‘11’ is detected and output is still LOW.
- Fourth is ‘111’/1 when a string ‘111’ is detected and output is HIGH. We have hit the Jackpot.
- We have shown how it reverts back to a former state when 0 is inputted. This happens four times as shown by arcs.

Figure 10 state diagram is converted into equivalent State Table in Table 2.

Table 2. State Table of Moore Machine as detector of ‘111’ sequence.

State	description	output
Initial	Initial/0	0
Got-1	‘1’/0	0

Got-11	'11'/0	0
Got-111	'111'/1	1

Table 3.State Transition Table and Output Table.

Present State	Next State		Output
	X = 0	X = 1	Z
Initial	Initial	Got-1	0
Got-1	Initial	Got-11	0
Got-11	Initial	Got-111	0
Got-111	Initial	Got-111	1

We will use J-K FF and D-FF for the implementation Moore Machine as '111' string detector. Table 4 and Table 5 give the excitation table for J-K\_FF and D\_FF.

**Table 4. Excitation Table of J-K\_FF**

[Q(N) is the output before the clock and Q(N+1) is the output after the clock]

J	K	Q(n)	Q(n+1)	Comment
0	x	0	0	When J =0 then K=0 gives NOCHANGE condition and K=1 gives RESET. Hence O/P is 0 if Q(N)=0;
1	x	0	1	When J =1 then K=1 gives TOGGLE condition and K=0 gives SET. Hence O/P in either case is 1 if Q(N)=0;
x	1	1	0	When K=1 then J=1 gives TOGGLE and J=0 gives RESET. Hence O/P is 0 in either case if Q(N)=1;
x	0	1	1	When K=0 then J=1 gives SET and J=0 gives NOCHANGE. Hence O/P is 1 in either case if Q(N)=1;

Table 5. Excitation Table of D\_FF

D	$Q(n)$	$Q(n+1)$
0	0	0
1	0	1
0	1	0
1	1	1

These excitation tables have been derived from Truth-Table of J-K\_FF and D\_FF.

Table 6. Combined Truth Table of J-K\_FF and D\_FF.

	J	K	Q(N+1)		D	Q(N+1)
No change	0	0	Q(N)		0	0
RESET	0	1	0		1	1
SET	1	0	1			
TOGGLE	1	1	Q(N)*			


Table 7. Excitation Table for the Moore implementation.

0	0	1	0	1	0	x	1	0
0	1	0	0	0	0	x	0	0
0	1	1	1	0	1	x	0	0
1	0	0	0	0	x	1	0	0
1	0	1	1	1	x	0	1	0
1	1	0	0	0	x	1	0	1
1	1	1	1	1	x	0	1	1

Simplifying Table 7 using Karnaugh's Map we get the following Logic Functions.

- $J_A = X \cdot B$
- $K_A = X^*$
- $D_B = X(A+B)$
- $Z = A \cdot B$


The output is a function of current state only.



Moore Machine Circuit Implementation for '111' sequence detector.

Figure 11. A Moore Machine Logic Circuit and FF configuration for '111' sequence detector.

The Timing Diagram for Moore Machine is shown in Figure 12. There is no output glitch in Moore Model. This is because the output depends on clearly defined states of the Flip-Flop which are synchronized with clock. The outputs remain valid through out the logic state.



**Timing Diagram for Moore Model '111' Sequence Detector.**

Figure 12. Timing Diagram for Moore Model of string detector.

State Machine implementation of string detector of any size '11' or '111' involves much less clock cycles as compared to the same string detector implemented on CPU of a Personal Computer.


## DSD\_Chapter 5\_StateMachines\_Part3\_MooreMachine Motor Rotation Sensor Design and Synthesis.

Chapter 5 , Part 3 describes the VHDL Synthesis of Electric Motor Rotation Sensor.This SENSOR gives GREEN LED output for Clockwise sense of rotation and RED LED output for anti-Clockwise sense of rotation.

## DSD\_Chapter 5\_StateMachines\_Part2\_MooreMachineDesign

### 5.5 Designing and implementing Motor Rotation Sensor.

The customer wants a Motor Rotation Sensor. The sensor should indicate if the Motor is spinning in Anti-Clockwise (Negative) or Clockwise (Positive) direction.




**Figure 1.Schematic Diagram of the Architecture of Rotation Sensing Machine.**

As can seen from Figure 1 there are two Sensors 1 and 2 which are so spatially placed that they generate a square wave with 90 degree phase shift

corresponding to P1 and P2. When both are '00' then Negative Rotation changes this to '01' and Positive Rotation changes this to '10'.

We will take Moore Machine Design approach. Figure 2 gives the state diagram:




**Figure 2. State Diagrams ofRotation Sensing Machine.**

As shown in Figure 3 , the state code is sampled and stored in the REGISTER at the lagging/leading edge of the clock pulse. The state code in the Register decides the output. Since there are four distinct STATES hence there are four distinct OUTPUTS. So we have two-bit CODE {a<sub>0</sub> , a<sub>1</sub>} to define the four states and we have two-bit std\_logic\_vector output “b0b1” to define the four corresponding outputs.

The two-bit std\_logic\_vector input “P1P2” are obtained from the sensors mounted over the encoding disc which in turn is mounted on the axle of the rotating motor. The Clock of the REGISTER must be synchronized with the motor speed so that all the four states are continuously monitored by the REGISTER.

If S2 state follows S1 then we have LED1 lit up which signifies that negative rotation of the motor and if S3 follows S1 then LED2 lights up signifying positive rotation.



**Four FSM states are defined by two-bit codes  $a_0$  and  $a_1$ .**

**Four states will have four distinct outputs. Hence these four outputs are also defined by two-bit codes  $b_0$  and  $b_1$ . Inputs are P1 and P2. These inputs are obtained from encoding disc shown in Figure 1.**

**{ $a_0(N)$ ,  $a_1(N)$ } is state code before the clock pulse**

**{ $a_0(N+1)$ ,  $a_1(N+1)$ } is the state code after the clock pulse**

**" $b_0(N+1)b_1(N+1)$ " is the output vector code corresponding to state code { $a_0(N+1)$ ,  $a_1(N+1)$ }**

**LED1 activation signifies negative rotation**

**LED2 activation signifies positive rotation.**

**Figure 3. Architecture of Moore Type Rotation Sensor.**

In VHDL representation the Moore Sensor is as follows:

```
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.STD_LOGIC_ARITH.ALL;
use IEEE.STD_LOGIC_UNSIGNED.ALL;
```

---- Uncomment the following library declaration if instantiating  
---- any Xilinx primitives in this code.

```
--library UNISIM;  
--use UNISIM.VComponents.all;  
  
entity MooreMachine_Rot_Sens is  
    Port ( clk : in STD_LOGIC;  
          in1 : in STD_LOGIC_VECTOR(1 downto 0);  
          reset : in STD_LOGIC;  
          out1 : out STD_LOGIC_VECTOR(1 downto 0));  
  
end MooreMachine_Rot_Sens;  
  
architecture Behavioral of MooreMachine_Rot_Sens is  
begin  
    type state_type is (s0,s1,s2,s3);----State declaration  
    signal state:state_type;  
  
    begin  
        process(clk,reset)---clocked process  
        begin  
            if reset= '1' then  
                state<= s0;-----reset state  
            elsif clk'event and clk= '1' then  
                case state is
```

```
when s0=>
    if in1 = "00" then
        state<=s1;
    end if;

when s1=>
    if in1 = "10" then
        state<=s2;
    elsif in1 = "01" then
        state<=s3;
    elsif in1 = "11" then
        state<=s0;
    end if;

when others=> null;
end case;

end if;

end process;

output_p:process(state) ---- combinational process
begin
case state is
when s0=> out1<= "00";
```

```

when s1=> out1<= "01";

when s2=> out1<= "10";

when s3=> out1<= "11";

when others=> null;

end case;

end process;


end Behavioral;

```

This is the complete VHDL description of MooreMachine\_Rot\_Sens.

By clicking Synthesis XST we do Syntax Check.

After we have made VHDL codes SYNTAX ERROR free, we click LEFT HAND CORNER of Synthesis -XST. We get the following.




On clicking “View Synthesis Report” we get the following:

## TABLE OF CONTENTS


- 1) Synthesis Options Summary
- 2) HDL Compilation
- 3) Design Hierarchy Analysis
- 4) HDL Analysis
- 5) HDL Synthesis
  - 5.1) HDL Synthesis Report
- 6) Advanced HDL Synthesis
  - 6.1) Advanced HDL Synthesis Report
- 7) Low Level Synthesis
- 8) Partition Report
- 9) Final Report
  - 9.1) Device utilization summary
  - 9.2) Partition Resource Summary
  - 9.3) TIMING REPORT

While doing the actual simulation, we can see the detailed Synthesis Report.

On clicking “View RTL Schematic” we can see the register level description of the Moore Machine. It is as follows:



**Figure 4. Register Level Description of the Moore Machine.**




**Figure 5. Enlarged version of Register Level Description of the Moore Machine.**

By clicking the RTL schematic we get the enlarged version as shown in Figure 5.

By clicking the “View Technology Schematic” we get RTL schematic as in Figure 4. By clicking RTL schematic we get the Technology Schematic as shown in Figure 6. In Figure 6, we have LUT(Look Up Table) and FDC(Floppy Disk Controller). FDC is D Flip Flop with asynchronous CLEAR and Data Output.

Next we have Syntax Check. We have already done it and made our program syntax error free.

Next we have “Generate Post Synthesis Simulation Model”. This is for higher level synthesis. We will not deal with it here.



**Figure 6. Technology Schematic of the Moore Sensor.**

Next we click at the left hand corner of “Implement Design”.

As seen above we get ‘Translate’, ‘Map’ and ‘Place and Rout’.

By clicking ‘Translate’, we translate VHDL codes in FPGA readable programs.

By clicking ‘Map’, my VHDL design is mapped on FPGA Architecture.

By clicking ‘Place & Rout’, my VHDL hardware is placed on FPGA platform.

Next we click at the left hand corner of “Generate Programming File”. We get a sub-title ‘Programming File Generation Report’. By clicking this sub-title we get BIT file of my VHDL program.

Next we have “Configure Target Device”. Through programmable cable (parallel or USB). BIT file of my VHDL program is downloaded on the FPGA kit.

Now we create the Test Bench of MooreMachine\_Rot\_Sens.

```
-- This testbench has been automatically generated using types std_logic  
and  
-- std_logic_vector for the ports of the unit under test. Xilinx recommends  
-- that these types always be used for the top-level I/O of a design in order  
-- to guarantee that the testbench will bind correctly to the post-  
implementation  
-- simulation model.
```

---

```
LIBRARY ieee;  
USE ieee.std_logic_1164.ALL;  
USE ieee.std_logic_unsigned.all;  
USE ieee.numeric_std.ALL;  
ENTITY mooremachineTB IS  
END mooremachineTB;  
ARCHITECTURE behavior OF mooremachineTB IS  
-- Component Declaration for the Unit Under Test (UUT)  
COMPONENT mooremachinerotation_sensor  
PORT(  
clk : IN std_logic;  
in1 : IN std_logic_vector(1 downto 0);  
reset : IN std_logic;
```

```
out1 : OUT std_logic_vector(1 downto 0)
);
END COMPONENT;

--Inputs

signal clk : std_logic := '0';
signal in1 : std_logic_vector(1 downto 0) := (others => '0');
signal reset : std_logic := '0';

--Outputs

signal out1 : std_logic_vector(1 downto 0);

-- Clock period definitions

constant clk_period : time := 20 ns;

BEGIN

-- Instantiate the Unit Under Test (UUT)

uut: mooremachinerotation_sensor PORT MAP (
    clk => clk,
    in1 => in1,
    reset => reset,
    out1 => out1
);
-- Clock process definitions
```

```
clk_process :process
begin
    clk <= '0';
    wait for clk_period/2;
    clk <= '1';
    wait for clk_period/2;
end process;

-- Stimulus process
stim_proc: process
begin
    wait for 20ns;
    reset<= '0';
    wait for 20ns;
    in1<= "00";
    wait for 100ns;
    in1<= "01";
    wait for 100ns;
    reset<= '1';
    wait for 20ns;
    reset<= '0';
```

```

wait for 20ns;

in1<= "00";

wait for 100ns;

in1<= "10";

wait for 100ns;

reset<= '1';

wait for 20ns;

-- insert stimulus here

wait;

end process;

```

END;The ModelSim output is the following:



**Figure 7. Output of MooreMachine\_Rotation Sensor.**

As can be seen from ModelSim traces, at “00”input, the Moore Machine transits to S1/”01” at the next leading edge of the clock pulse.

“00” is followed “01” and the machine transit to S3/”11” at the leading edge of the Clk Pulse. This is decoded as Positive Rotation.

Asynchronous input RESET is enabled by giving ‘1’. Immediately Machine transits to S0/”00” without any delay. Asynchronous input doesnot require Clk Pulse.

In the diagram we see the first Reset='1' for 20ns. This appears as a narrow pulse.

After RESETTING we disable RESET input by making reset='0'.

Now "00" is followed by "10" the output is S2/"10" at the leading edge of the Clk Pulse. This is decoded as Negative Rotation. By enabling the RESET the second time , we again RESET the Machine to S0/"00" stste.

DSD\_Chapter 5\_Part 3\_Design of a Mealy Machine\_Rotation\_Sensor  
Part 3 of State Machines implements Motor Rotation Sensor using Mealy State Machine Design approach.

DSD\_Chapter 5\_Part 3\_Design of a Mealy Machine.

Moore Machine's output depends only on the state code whereas Mealy Machine's output depends on the inputs + the current state code.

## 5.6 Designing and implementing Motor Rotation Sensor using Mealy Machine Design approach.

We will restate the problem here. Refer to Figure 1 of Chapter 5\_Part 2.  
Input is a standard logic vector of 2-bit length. It can be “00”, “01”, “10”, “11” .

If “00” is followed by “01” it denotes positive rotation.

If “00” is followed by “10” it denotes negative rotation.

In Moore Machine we have the following State Transition Table.

Table 1. State Transition Table of Mealy Machine.

Reset	In1	State	Out1	
1	“Φ1Φ2”	S0	“00”	No output
0	“00”	S0 → S1	“01”	No output.
0	00 → “10”	S1 → S2	“10”	LED denoting NEGATIVE

				ROTATION will light up
0	00 → “01”	S1 → S3	“11”	LED denoting POSITIVE ROTATIN will light up
0	00 → “11”	S1 → S0	“00”	No output

“00” triggers the transition from S0 → S1 at Clk’event.

“10” triggers the transition from S1 → S2 at Clk’event.

“01” triggers the transition from S1 → S3 at Clk’event.

“11” triggers the transition from S1 → S0 at Clk’event.




Figure 1. Moore Machine with three processes.

Through Process P0, current state + IN1 generate the next state.

Simultaneously current state through Process P2 generates its unique OUT1.

**In Moore Machine, OUT1=Function(Current State).**

At Clk’event, the next state is entered into the REGISTER and is made available for ‘n+1’ event.

When RESET is activated then Register always initializes to S0. Then RESET must be disabled.

Only after disabling RESET, the system will respond to the Clk' event.

We can implement the same requirement through Mealy Machine.

In Mealy Machine, OUT1 = Function(IN1, Current State).

So there is a different architecture also as shown in Figure 2.




Figure 2. Mealy Machine

If we compare the two architectures, Mealy Machine is definitely simpler to implement with less hardware.

State Transition Table of Mealy Machine.

Table 2. State Transition Table.

Reset	In1	State	Out1	
1	'Φ1Φ2'	S0	"00"	No output

0	'00'	$S_0 \rightarrow S_1$	"01"	No output.
0	'00' → '10'	$S_1 \rightarrow S_2$	"10"	LED denoting NEGATIVE ROTATION will light up
0	'00' → '01'	$S_1 \rightarrow S_3$	"11"	LED denoting POSITIVE ROTATIN will light up
0	'00' → '11'	$S_1 \rightarrow S_0$	"00"	No output


"00" triggers the transition from  $S_0 \rightarrow S_1$  at Clk'event.

"10" triggers the transition from  $S_1 \rightarrow S_2$  at Clk'event.

"01" triggers the transition from  $S_1 \rightarrow S_3$  at Clk'event.

"11" triggers the transition from  $S_1 \rightarrow S_0$  at Clk'event.

State Transition Diagram of Mealy Machine.



**Figure 3. State Transition Diagram of Motor Rotation Sensor based on Mealy Machine Design.**

The arcs contain the input which causes the transition between the respective states as shown.

Now we will write the VHDL codes for Mealy Machine.

```

library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.STD_LOGIC_ARITH.ALL;
use IEEE.STD_LOGIC_UNSIGNED.ALL;
---- Uncomment the following library declaration if instantiating
---- any Xilinx primitives in this code.

```

```
--library UNISIM;
--use UNISIM.VComponents.all;

entity MealyMachine_Rot_Sens is
Port ( clk : in STD_LOGIC;
____ reset : in STD_LOGIC;
____in1 : in STD_LOGIC_VECTOR(1 downto 0);
____out1 : out STD_LOGIC_VECTOR(1 downto 0));
end MealyMachine_Rot_Sens;

architecture Behavioral of MealyMachine_Rot_Sens is
type state_type is (s0,s1,s2,s3);
signal state: state_type;
begin
process(clk,reset)
begin
____if reset = '1' then
____state<=s0;
____elsif clk'event and clk= '1' then
____case state is
____when s0=>
____if in1= "00" then
```

```
state<=s1;  
end if;  
when s1=>  
if in1 = "10" then  
state <= s2;  
elsif in1 = "01" then  
state <= s3;  
elsif in1 = "11" then  
state <= s0;  
end if;  
when others => null;  
end case;  
end if;  
end process;  
output_p: process(state,in1) ---- combinational process  
begin  
case state is  
when s0 => if in1= "00" then  
out1 <= "01";  
else out1<= "00";
```

```
end if;  
when s1=> if in1= "10" then  
    out1 <= "10";  
    elsif in1= "01" then  
        out1 <= "11";  
    elsif in1="11" then  
        out1<= "00";  
    else out1<= "01" ;  
    end if;  
when s2=> if in1= "00" then  
    out1 <= "01";  
    else out1 <= "00";  
    end if;  
when s3=> if in1= "00" then  
    out1 <= "01";  
    else out1 <= "00";  
    end if;  
when others => null;  
end case;  
end process;
```

```
end Behavioral;
```

We carry out Synthesize XST until we get syntax error free GREEN sign.

Now we define the TEST BENCH:

```
LIBRARY ieee;
```

```
USE ieee.std_logic_1164.ALL;
```

```
USE ieee.std_logic_unsigned.all;
```

```
USE ieee.numeric_std.ALL;
```

```
ENTITY Tb_MealyMachine_Rot_Sens IS
```

```
END Tb_MealyMachine_Rot_Sens;
```

```
ARCHITECTURE behavior OF Tb_MealyMachine_Rot_Sens IS
```

```
-- Component Declaration for the Unit Under Test (UUT)
```

```
COMPONENT MealyMachine_Rot_Sens
```

```
PORt(
```

```
clk : IN std_logic;
```

```
reset : IN std_logic;
```

```
in1 : IN std_logic_vector(1 downto 0);
```

```
out1 : OUT std_logic_vector(1 downto 0)
```

```
);
```

```
END COMPONENT;
```

```
--Inputs
```

```
signal clk : std_logic := '0';
signal reset : std_logic := '1';
signal in1 : std_logic_vector(1 downto 0) := (others => '0');
```

--Outputs

```
signal out1 : std_logic_vector(1 downto 0);
```

-- Clock period definitions

```
constant clk_period : time := 20 ns;
```

BEGIN

-- Instantiate the Unit Under Test (UUT)

```
uut: MealyMachine_Rot_Sens PORT MAP (
```

```
    ____clk => clk,
```

```
    ____reset => reset,
```

```
    ____in1 => in1,
```

```
    ____out1 => out1
```

```
);
```

-- Clock process definitions

```
clk_process :process
```

```
begin
```

```
    _____clk <= '0';
```


```
    _____wait for clk_period/2;
```

```
        clk <= '1';
        wait for clk_period/2;
end process;

-- Stimulus process
stim_proc: process
begin
-- hold reset state for 20 ns.
    wait for 20 ns;
-- insert stimulus here
    reset<= '0';
    wait for 10 ns;
    in1<= "00";
    wait for 10 ns;
    in1<= "01";
    wait for 10 ns;
    in1<= "11";
    wait for 10 ns;
    in1<= "10";
    wait for 10 ns;
    in1<= "00";
```

```
_____wait for 10 ns;  
  
_____in1<= "01";  
  
_____wait for 10 ns;  
  
_____in1<= "11";  
  
_____wait for 10 ns;  
  
_____in1<= "10";  
  
_____wait;  
  
_____end process;
```

END;



## First Line is Clock.

Second Line is RESET

Third Line is IN1

sub third line MSB of IN1

sub third line LSB of IN1

Fourth Line is OUT1

sub fourth line MSB of OUT1

\_\_\_\_\_ sub fourth line LSB of OUT1.

Figure 4. Output of the ModelSim.

We are having Positive Rotation hence out1 = “11” when in1 is “01” following “00”.

## DSD\_Chapter 5\_Supplement\_Optical TERA BUS

This Chapter 5\_Supplement describes TERA BUS which has gone a long way in easing the bandwidth bottleneck existing between the Processor and Data Bus.

## DSD\_Chapter 5\_Supplement\_Optical Fiber Inteconnects- A Novel Way of overcoming von-Neumann Bottlenecks.

[“Get on the Optical Bus”, IBM’s light powered links overcome the greatest speed bump in supercomputing: interconnect bandwidth, by Clint Schow, Fuad Doany and Jeffrey Kash, September 2010, IEEE SPECTRUM, pp 30-35]

As already discussed, in the classical von-Neumann Architecture there is a very serious bottleneck in the availability of data for processing. The origin of this problem is the metallic interconnects which act as Data Bus as well as Instruction bus. As the Clock Speed go up, the problem is being compounded. In giga-Hz clock range, metallic interconnects face skin effect and eddy current losses. Skin effect leads to excessive resistance of the conducting wires and consequent high heat dissipation. Also oscillating signal on the buses at very high frequency induces stray eddy current in the board’s conducting part leading to heavy eddy current energy losses. With increase in Clock Rate, attenuation along the copper buses increases exponentially. At 2 GHz clock there is 50% attenuation and at 10GHz there is 98% attenuation. At few GHz several resonances occur which cause signal to be reflected at VIAS. Vias are vertical conductors that connect two level components on Printed Circuit Board(PCB).

Apart from this there is severe cross-talk among the metallic interconnects leading to excessive bit-error rate (BER). At 10 gigabits per second bit rates, cross talk blurs the signal after 1 meter of propagation down the copper bus. With the increase in processing speed the problem of attenuation and cross-talk is becoming more acute. Several methods were adopted to overcome the bandwidth bottleneck problem. The foremost method amongst these is storing the current data in Cache Memory. Multigigahertz Clock rate has been achieved within the microprocessor between processing core and on-chip cache memories but the data exchange

between the chip and external components ( say external memories) has been one order of magnitude slower.

This bandwidth gap between the processor and the buses will continue to widen as processor performance improves with scaling and improved processor architecture.

The problems of signal-loss and cross-talk is particularly severe in supercomputers( massively parallel machine) where we put together multi-chip modules together. Here the modules may be at two ends of the PCB or may be in different racks of equipment.

Optical buses removes the problems of signal-loss, cross-talk problems and bandwidth bottleneck and make the assembly of a supercomputer technically viable. Programming become simpler in supercomputers using optically powered links because severe communication delays among processors do not have to be compensated while writing the programs.

On 25<sup>th</sup> September 1956 TAT-1, transoceanic voice-grade coaxial cables were laid down and trans-Atlantic telephone calls became possible for the first time.

In 1988, TAT-8 optical fiber cables were laid across the bottom of Atlantic Ocean for trans-oceanic voice-video-data cable transmission.

By 1990s, fiber-optic links were being used in local area networks (LANS) and in Storage Area Networks, interconnecting systems hundreds of meter apart. Optically linked LANS made Video-conferencing possible within a campus.

In 2003 and 2004, fastest supercomputers were NEC Earth Simulator(5,120 processors running at a cost of 17.5GFLOPS per million dollars) and IBM's Blue Gene L(65,536 processors with 10TFLOPS capability at a cost of 2.8TFLOPS per million dollars). Their peak performances reached 36 TFLOPS capability using metallic buses.

In 2008 IBM introduced RoadRunner using 40,000 optical fiber link buses. This reached Peta FLOPS capability. Peta means  $10^{15}$ . Hence Road runner

had almost 2 orders of magnitude of performance improvement over that of Blue Gene L.

In IBM Blue Waters machine 1 million optical interconnects are being used. This is expected to reach 10 PFLOPS capability. To achieve 1000-PFLOPS we will need 400 million optical links.

Judging from past performance we can say that Supercomputer processing rate will increase ten-fold every four years.

Projected growth is shown in Table 1.

Table 1. Growth in calculation capability of Suprcomputers.

Year	Capability
2012	10PFlops
2016	100PFLOPS
2020	1000PFLOPS = 1ExaFLOPS(EFLOPS)

TERA BUS Program was launched in 2003 as a collaborative program of IBM and Agilent.

The architecture of TERA BUS is given in Figure 1.

TERA BUS is essentially optical polymer waveguides interconnecting any number of modules of the supercomputer. The module of the supercomputer contains an opto-chip which interfaces the electrical processor to optical TERA Bus. The back-side of the opto-chip receives




Figure 1. Architecture of TERA BUS using optical fiber links.

the optical signals from the optical BUS and launches the optical signals into the optical BUS. The opto-chip is shown in Figure 1. At the front side of the opto-chip is CMOS Transceiver which receives electrical signals from and transmits electrical signals to the Processor of the parallel machine.

In future we see that electrical connections will supply the power to the processor, it will provide the ground and it will provide the control signals. Data will always move in and out of the processor as photons and they will travel at the speed of light down the TERA BUS connecting the numerous processors.

DSD\_Chapter 6\_Mighty Spartans in Action\_Introduction.

In Chapter 6, real life problems will be handled using Digital System Design based on VHDL. In Introduction we give some of the recent advances in FPGA architecture and we implement BCD-to-Seven Segment Decoder to drive a Seven-Segment Display.

DSD\_Chapter 6\_Mighty Spartans in Action\_Introduction.

Spartan2 and Spartan3 is the name assigned to FPGA developed by the company Xilinx. This name has come from the name Sparta of a City State in Greece in 1000BC. At that time there were two City States Sparta and Athens. Sparta had Oligarchy form of government whereas Athens had Democratic form of government.

Sparta was unique in the ancient times for its social system and constitution, which completely focused on military training and excellence and it dominated Greece peninsula up to 300BC. Subsequently by 100BC it was conquered by Romans. Its inhabitants were classified as Spartan citizens, who enjoyed full rights, non-Spartan free men raised as Spartans, freedmen and state-owned serfs (enslaved non-Spartan local population). Spartans underwent rigorous military training and education regimen, and Spartan soldiers were widely considered to be among the best in battle. Spartan women enjoyed considerably more rights and equality to men than elsewhere in the classical world. Spartans remained a city state which fascinated the people of all cultures and of all times. Thus we have FPGA named Spartan2 and Spartan3.

The following excerpts have been taken from EE Times:

“Since their introduction in the mid-80s, FPGAs have managed to wedge themselves as a fixture into the electronics design landscape. Sitting somewhere between off-the-shelf (OTS) logic, ASICs, OTS processors, and ASSPs, they continue to enjoy growth predictions beyond those of the rest of the semiconductor industry”.

An **application specific standard product** or ASSP is an Integrated Circuit that implements a specific function that appeals to a wide market. As opposed to ASIC that combines a collection of functions and designed

by or for one customer, ASSPs are available as off-the-shelf components. ASSPs are used in all industries, from automotive to communications.

Examples of ASSPs are integrated circuits that perform video and/or audio encoding and/or decoding.

“The latest high-end devices: 28 nm silicon, more metallization layers than ever before, and equivalent gate counts that would see any self-respecting ASIC proud. Historically, these leading edge devices have found the greatest use in networking, DSP, and military/aerospace applications. These are domains where raw performance requirements exceed those available from software-only solutions, but whose volumes cannot always justify the costs of custom silicon development. These devices are more than capable of hosting a full 32-bit soft processor core running at around 50 to 100 MHz as well as several soft peripherals such as a video display driver, UART, Ethernet controller, or IDE controller”.

“Field-programmable gate arrays (FPGAs) have become incredibly capable with respect to handling large amounts of logic, memory, digital-signal-processor (DSP), fast I/O, and a plethora of other intellectual property (IP)”. “At 28-nm, FPGAs deliver the equivalent of a 20- to 30-million gate application-specific integrated circuit (ASIC). At this size, FPGA design tools, which have traditionally been used by just one or two engineers on a project, begin to break down. It is no longer practical for a single engineer, or even a very small design team, to design and verify these devices in a reasonable amount of time”. “Due to recent technological developments, high-performance floating-point signal processing can, for the first time, be easily achieved using FPGAs. To date, virtually all FPGA-based signal processing has been implemented using fixed-point operations. This white paper describes how floating-point technology on FPGAs is not only practical now, but that processing rates of one trillion floating-point operations per second (teraFLOPS) are feasible—and on a single FPGA die. Medical imaging equipment is taking on an increasingly critical role in healthcare as the industry strives to lower patient costs and achieve earlier disease prediction using noninvasive means. To provide the functionality needed to meet these industry goals, equipment developers are turning to programmable logic devices such as Altera’s FPGAs”.

“Consumer applications ranging from cell phones, computers, TVs and even digital picture frames are incorporating wireless communication transceivers to implement broadband standards such as LTE(long term evolution), WiMAX and WiFi to provide wireless connectivity to the outside world. These transceivers rely on an analog interface in the digital baseband processor System-on-Chip (SoC) to connect with the RF block. This analog interface is constantly evolving to adapt to the different communications standards”.

We are going to use Spartan2 to implement Digital Systems desined using VHDL.

### 6.1. Design of BCD –to-Seven Segment Decoder-Driver.

This is available as a MSI\_IC chip by the TTL code name 7447. This converts a binary code into its equivalent decimal magnitude and drives a Seven-Segment LED Display to display the corresponding decimal magnitude. We will give the behavioral architecture description and implement it on Spartan2.

VHDL codes of BCD-to-Seven Segment Decoder is the following:


```
library IEEE;  
use IEEE.STD_LOGIC_1164.ALL;  
  
use IEEE.STD_LOGIC_ARITH.ALL;  
  
use IEEE.STD_LOGIC_UNSIGNED.ALL;  
---- Uncomment the following library declaration if instantiating  
---- any Xilinx primitives in this code.  
  
--library UNISIM;  
--use UNISIM.VComponents.all;  
  
entity BCD_to_Seven is
```

```
Port ( bcd : in STD_LOGIC_VECTOR(3 downto 0);
    seven : out STD_LOGIC_VECTOR(7 downto 1));
end BCD_to_Seven;
architecture Behavioral of BCD_to_Seven is
begin
process(bcd)
begin
case bcd is
when "0000"=>seven<="0111111";
when "0001"=>seven<="0000110";
when "0010"=>seven<="1011011";
when "0011"=>seven<="1001111";
when "0100"=>seven<="1100110";
when "0101"=>seven<="1101101";
when "0110"=>seven<="1111101";
when "0111"=>seven<="0000111";
when "1000"=>seven<="1111111";
when "1001"=>seven<="1101111";
when others=> null;
end case;
```


```
_____end process;
```

```
end Behavioral;
```


On clicking “View Technology Schematic” we get:



Expanded RTL Schematic:



Expanded Technology Schematic gives:



Now we create the test bench and validate its functionality.

Since this is not a FSM (finite state machine), we need not define the Clock.

LIBRARY ieee;

USE ieee.std\_logic\_1164.ALL;

USE ieee.std\_logic\_unsigned.all;

USE ieee.numeric\_std.ALL;

ENTITY Tb\_BCD\_to\_Seven IS

END Tb\_BCD\_to\_Seven;

ARCHITECTURE behavior OF Tb\_BCD\_to\_Seven IS

```
-- Component Declaration for the Unit Under Test (UUT)
```

```
COMPONENT BCD_to_Seven
```

```
PART(
```

```
bcd : IN std_logic_vector(3 downto 0);
```

```
seven : OUT std_logic_vector(7 downto 1)
```

```
);
```

```
END COMPONENT;
```

```
--Inputs
```

```
signal bcd : std_logic_vector(3 downto 0) := (others => '0');
```

```
--Outputs
```

```
signal seven : std_logic_vector(7 downto 1);
```

```
BEGIN
```

```
-- Instantiate the Unit Under Test (UUT)
```

```
uut: BCD_to_Seven PORT MAP (
```

```
    bcd => bcd,
```

```
    seven => seven
```

```
);
```

```
-- Stimulus process
```

```
stim_proc: process
```

```
begin
```

-- hold reset state for 10 ns.

-- insert stimulus here

bcd<="0000";

wait for 10 ns;

bcd<="0001";

wait for 10 ns;

bcd<="0010";

wait for 10 ns;

bcd<="0011";

wait for 10 ns;

bcd<="0100";

wait for 10 ns;

bcd<="0101";

wait for 10 ns;

bcd<="0110";

wait for 10 ns;

bcd<="0111";

wait for 10 ns;

bcd<="1000";

wait for 10 ns;

```
bcd<="1001";
```


wait for 10 ns;

wait;


end process;

END;

The output of the simulation is as follows:



As we can see in the above graphical figure, corresponding to binary code “0000” we have the output “011111”. That is a,b,c,d,e,f LEDs are lit up and g is OFF. Hence we get a figure:



This Seven-Segment Display is an integral part of Digital Meters, Digital Clocks and Digital Instruments. The Seven-Segment Display with the BCD-to-Seven Segment Decoder and N-Modulus Decade Counter is the

basic sub-system of Digital Clocks. This will be taken up later on in the chapter while designing hour-minute-second clock.

DSD\_Chapter 6\_Mighty Spartans in Action\_Part 1\_Digital Instruments\_Clocks+Scoreboard+the like


DSD\_Chapter 6\_Part 1 gives the design and validation of a Cricket Scoreboard counting from 00 to 99.

DSD\_Chapter 6\_Part 1\_Digital Instruments+Clocks+Scoreboards

In the Introduction of Chapter 6, we designed BCD-to Seven Segment decoder-driver. We will use it in Digital Instruments, Clocks and Scoreboards to display decimal numbers which may indicate number of items or hour-minutes-seconds or number of runs scored.

Digital Instruments, Clocks and Scoreboards use the basic sub-system of 7-Segment display for displaying the decimal value of the binary code obtained from a counter. The counter may be counting some items under processing or it may be counting hour-minutes-seconds or it may be counting the runs as the case may be. A system displaying the overall count is a Finite State System and its state diagram has to be drawn.

Here we will take up the design of a Cricket-Scoreboard as shown in Figure 1.



**Figure 1. The Block Diagram of the Cricket-Scoreboard.**

#### 6.1.1. Data Path.

The scoreboard has three inputs: INC, DEC and RESET.

When RESET is TRUE the scoreboard is resetted to “00”. To prevent accidental erasure, RESET must be pressed for five consecutive cycles. Hence there will be a 3-bit reset counter known as *rstcnt*.

When INC is TRUE the score is incremented. When DEC is TRUE the score is decremented. When INC and DEC, both, are true then no change occurs.

There will be two-digit BCD counter which can count from decimal 00 to decimal 99. To display the two-digit decimal number we wil have two 7-segment displays.

There will be two ‘BCD to 7-segment decoder driver’ which will drive the two ‘7-segment displays’.

### 6.1.2. Controller.

The scoreboard will have a INITIALIZATION STATE and a COUNT STATE. Hence there are two well defined States namely S0(Clear State) and S1(Count State). How the state transitions take place are shown in Figure 2 , state diagram, and in Table 1, state table.




Figure 2. State Diagram of Cricket Scoreboard displaying the number of runs scored.

Table 1. State Table of the scoreboard.

Initial state S0(initialization state)	Count State S1(count state)For every clock cycle incrementing or decrementing is done.
BCD counter is resetted or cleared.RESET<= 0;	If rst arrives, rscnt is incremented. If rscnt has reached 4 and rst =1 is persisting this means RESET has to done hence system reverts to S0
	If inc = 1 and dec = 0, counter is incremented. Add1 indicates that a increment has taken place.
	If inc = 0 and dec = 1, counter is decremented. Sub1 indicates that a decrement has taken place.
	If rst = 0 then rscnt is reset.
	If { inc=1 and dec=1} or {inc=0 and dec=0} then rscnt is resetted and no change in the counter

### 6.1.3. VHDL MODEL

7-Segment Displays are declared as unsigned 7-bit vectors namely *seg7disp0* and *seg7disp1*.

The unsigned vector is used so that overload ‘+’ operator is used for incrementing the counter by 1 and ‘-‘ operator is used for decrementing the

counter by 1.

The BCD-to-7 Segment decoder driver can be implemented by the following look-up table :

**Table 2.**

Decimal number	BCD 'DCBA'	SEVSEGARRAY 'g f e d c b a'
0	"0000"	"0111111"
1	"0001"	"0000110";
2	"0010"	"1011011";
3	"0011"	"1001111"
4	"0100"	"1100110";
5	"0101"	"1101101";
6	"0110"	"1111101";
7	"0111"	"0000111";
8	"1000"	"1111111";
9	"1001"	"1101111";

Table 2 gives the Look-Up Table. We define a new datatype called SEVSEGARRAY. This datatype defines the array of TEN 7-bit vectors corresponding to TEN BCD codes which in turn represent the TEN Decimal numbers from '0 to 9' and which are to be displayed on 7-segment displays.

The Look-Up Table has to be addressed by an INTEGER DATA TYPE. We will use conversion function '*to\_integer*' to generate the array index.

Let us consider the expression:

'seg7disp0<= seg7rom(to\_integer(BCD0));'

Here ‘to\_integer(BCD0)’ converts BCD0(4-bit vector) to integer type data which is the row index of the array of 7-bit vectors stored in seg7rom.

BCD addition is accomplished with ‘+’ operator.

If current BCD0 count is less than 9, it is incremented.

If current BCD0 count is 9 then it is resetted and BCD1 is incremented.

Reverse logic is applied while decrementing.

If BCD0 count is greater than 0, BCD0 is decremented.

If BCD0 is zero and BCD1 count is greater than 0 then BCD1 is decremented and BCD0 is assigned 9.

Thus the counting proceeds on.

Following are the codes for the Cricket Scoreboard.

```
library IEEE;  
use IEEE.STD_LOGIC_1164.ALL;  
use IEEE.STD_LOGIC_UNSIGNED.ALL;  
use IEEE.numeric_bit.all;  
entity Cricket_scoreboard is  
Port ( clk : in bit;  
rst : in bit;  
inc : in bit;  
dec : in bit;  
seg7disp1 : out unsigned(7 downto 1);
```

```

seg7disp0 : out unsigned(7 downto 1));
end Cricket_scoreboard;

architecture Behavioral of Cricket_scoreboard is

signal state:integer range 0 to 1;
signal BCD1, BCD0:unsigned(3 downto 0) := "0000";--unsigned bit vector
signal rscnt: integer range 0 to 4 :=0;
type sevsegarray is array(0 to 9) of unsigned(6 downto 0);
constant seg7Rom: sevsegarray :=
("0111111","0000110","1011011","1001111","1100110","1101101",
"1111100","0000111","1111111","1100111");-- active high with "gfedcba"
order

begin
    process(clk)
        begin
            if clk'event and clk = '1' then
                case state is
                    when 0=> ---initial state
                        BCD1 <= "0000";
                        BCD0 <= "0000";-- clear the two
decade counters
                    rscnt <= 0;-- reset RESETCOUNTER
                end case;
            end if;
        end process;
    end;

```

```

state <= 1;

when 1 => ----state in which scoreboard waits
for inc and dec

if rst = '1' then

if rscnt = 4 then --- checking
whether 5th reset cycle

state <= 0;

else

rscnt <= rscnt + 1;

end if;

elsif inc = '1' and dec = '0' then

rscnt <= 0;

if BCD0 < "1001" then

BCD0 <= BCD0 + 1;--  

library with overloaded "+" required

elsif BCD1 < "1001" then

BCD1 <= BCD1 + 1;

BCD0 <= "0000";

end if;

elsif inc = '0' and dec = '1' then

rscnt <= 0;

```

```

        if BCD0 > "0000" then
            BCD0 <= BCD0 - 1;--  

-library with overloaded"-required

        elsif BCD1 > "0000" then
            BCD1 <= BCD1 - 1;
            BCD0 <= "1001";
        end if;

        elsif (inc = '1' and dec = '1') or (inc =
'0' and dec = '0')
            then rstcnt <= 0;
        end if;

        when others=>null;
    end case;
end if;
end process;

```

seg7disp0 <= seg7rom(to\_integer(BCD0));--type conversion function from  
seg7disp1 <= seg7rom(to\_integer(BCD1));--IEEE numeric\_bit package  
used

end behavioral;

We carry out the syntax check. After it becomes error free we use Xilinx Synthesis Tool to synthesize my system.

We can view the Synthesis Report.

Nexr we view RTL Schematic :



Figure 4. RTL Schematic.

Next we look at expanded RTL Schematic.




Figure 5. Expanded RTL Schematic.

Next we click at Technology Schematic which is the same as Figure 4. Further clicking gives me Expanded Technology Schematic as shown in Figure 6 below.




Figure 6.Expanded Technology Schematic.

Now we will validate our design by its TEST BENCH.

The Test Bench codes are as followed:

```
LIBRARY ieee;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.STD_LOGIC_UNSIGNED.ALL;
use IEEE.numeric_bit.all;

ENTITY TB_Cricket_Scoreboard IS
```

```
END TB_Cricket_Scoreboard;

ARCHITECTURE test1 OF TB_Cricket_Scoreboard IS

-- Component Declaration for the Unit Under Test (UUT)

COMPONENT Cricket_scoreboard

PORT(
    ____clk : IN bit;
    ____rst : IN bit;
    ____inc : IN bit;
    ____dec : IN bit;
    ____seg7disp1 : OUT unsigned(6 downto 0);
    ____seg7disp0 : OUT unsigned(6 downto 0)
    ____);
    ____END COMPONENT;

    ____ type sevsegarray is array (0 to 9) of unsigned(6 downto 0);

    ____constant seg7rom:sevsegarray :=
("0111111","0000110","1011011","1001111",
    ____"1100110","1101101","1111100","0000111","1111111","1100111");

--Inputs

____signal clk : bit := '0';
____signal rst : bit := '1';
____signal inc : bit := '0';
```

```
__signal dec : bit := '0';

--Outputs

__signal seg7disp1 : unsigned(6 downto 0);
__signal seg7disp0 : unsigned(6 downto 0);

-- Clock period definitions

__constant clk_period : time := 20 ns;

BEGIN

-- Instantiate the Unit Under Test (UUT)

uut: Cricket_scoreboard PORT MAP (
    ____clk => clk,
    ____rst => rst,
    ____inc => inc,
    ____dec => dec,
    ____seg7disp1 => seg7disp1,
    ____seg7disp0 => seg7disp0
    ____);

-- Clock process definitions

clk_process :process

begin

    _____clk <= '0';
```

```
wait for clk_period/2;  
clk <= '1';  
wait for clk_period/2;  
end process;  
-- Stimulus process  
stim_proc: process  
begin  
-- hold rst state for 10 ns.  
wait for 20 ns;  
-- insert stimulus here  
rst <= '0';  
inc <= '1';  
dec <= '0';  
wait for 20 ns;  
rst <= '0';  
inc <= '0';  
dec <= '0';  
wait for 20 ns;  
rst <= '0';  
inc <= '1';
```

```
dec<= '0';
wait for 20 ns;
rst<= '0';
inc<= '0';
dec<= '0';
wait for 20 ns;
rst<= '0';
inc<= '1';
dec<= '0';
wait for 20 ns;
rst<= '0';
inc<= '0';
dec<= '0';
wait;
end process;
END;
```

The result of the MODELSIM is given below.




Figure 7. The simulated outputs for a given input to the cricket-scoreboard.

First Trace is: Clock

Second Trace is : Reset

Third Trace is : INCREMENT

Fourth Trace is DECREMENT.

Then there are seven traces corresponding to the seven inputs to Display1.

Again there are seven traces corresponding to the seven inputs to Display0.

As score is incremented the seven inputs of Display1 remains constant at DECIMAL ZERO.

Input to Display0 increases from ZERO to ONE to TWO to THREE.

This completes the validation of the Cricket-Scoreboard. We can down-load this program on FPGA kit and connect it to two 7-Segment Displays. The scoreboard is ready for use.